Cisco Logo

Cisco

Senior Analog Layout Engineer

Posted 7 Days Ago
Be an Early Applicant
In-Office
Carlsbad, CA
149K-282K Annually
Senior level
In-Office
Carlsbad, CA
149K-282K Annually
Senior level
Owns analog and mixed-signal ASIC layout from floorplanning through physical verification, sign-off, tapeout, and post-silicon bring-up. The role focuses on high-speed optical interconnects, parasitic and thermal optimization, signal integrity, block-to-top integration, and advanced FINFET processes. Responsibilities include using custom layout and EDA tools, supporting tapeout flows, collaborating with circuit, packaging, and CAD teams, developing methodologies, and mentoring engineers.
The summary above was generated by AI
The application window is expected to close on: 01/18/2027Meet the Team

The Silicon One team creates innovative hardware platforms central to the AI era, powering Cisco’s core Switching, Routing, and Wireless products for organizations globally. Our innovations in silicon, optics, and hardware platforms are shaping the technology industry. We're a global team of creative experts, bringing our unique backgrounds and bold ideas to push boundaries and help each other grow. Because full product development—from design to qualification to production—is within our team, we’re able to think differently, experiment more, and work quickly. Join us to power the future of the digital world.


Your Impact

As a Senior Analog Layout Engineer on the Silicon One Optics team, you won’t just be drawing polygons—you’ll be architecting the physical blueprint for the world’s fastest optical interconnects. You will own block-to-top integration for next-gen 100G, 200G, and 400G per lambda architectures, pushing silicon past standard limits. From initial floorplanning to sign-off tapeout and silicon bring-up, your physical design decisions will directly power the future of global AI and data center infrastructure.

  • Power Next-Gen Optics: Directly build and optimize complex analog and mixed-signal layouts for groundbreaking 100G–400G/lambda optical solutions.
  • Own the Silicon Lifecycle: Drive full-flow execution from concept and floorplanning through post-layout extraction, sign-off, tapeout, and post-silicon bring-up.
  • Solve High-Speed Challenges: Master complex parasitic, signal integrity, and thermal tradeoffs alongside world-class circuit design, packaging, and CAD teams.
  • Set the Standard: Shape design methodologies, mentor rising engineering talent, and raise the bar for physical execution across the group.

Minimum Qualifications
  • Bachelors + 7 years of related experience, or Masters + 4 years of related experience, or PhD + 1 year of related experience
  • Prior experience supporting block-level layout efforts through tapeout
  • Prior experience in physical verification and custom layout design, specifically with custom analog layout experience in FINFET 7nm, 5nm, or 3nm
  • Prior experience with Cadence Virtuoso or similar custom layout tools

Preferred Qualifications
  • Analog & Custom Layout Design: Prior experience in device-level layout techniques (matching, symmetry, shielding, common-centroid, interdigitation, guard rings, isolation structures) and critical design concepts including parasitic control, thermal management, and signal integrity. Custom analog experience in TSMC 2nm or below is a plus.
  • EDA Tools & Signoff Flows: Prior experience with EDA tools like Cadence Virtuoso and Calibre (or equivalent) in a Linux environment, with a strong command of physical signoff flows including DRC, LVS, ERC, parasitic extraction, and EM/IR analysis.
  • Tapeout & Automation: Prior experience with ASIC/SoC tapeout processes and scripting capabilities (Python, Perl, or TCL) for layout automation.
  • Collaboration: Prior experience working with cross-functional teams across multi-location teams.
Why Cisco? 

At Cisco, we’re revolutionizing how data and infrastructure connect and protect organizations in the AI era – and beyond. We’ve been innovating fearlessly for 40 years to create solutions that power how humans and technology work together across the physical and digital worlds. These solutions provide customers with unparalleled security, visibility, and insights across the entire digital footprint.

Fueled by the depth and breadth of our technology, we experiment and create meaningful solutions. Add to that our worldwide network of doers and experts, and you’ll see that the opportunities to grow and build are limitless. We work as a team, collaborating with empathy to make really big things happen on a global scale. Because our solutions are everywhere, our impact is everywhere. 

We are Cisco, and our power starts with you. 

Message to applicants applying to work in the U.S. and/or Canada:The starting salary range posted for this position is $149,100.00 to $218,100.00 and reflects the projected salary range for new hires in this position in U.S. and/or Canada locations, not including incentive compensation*, equity, or benefits.

Individual pay is determined by the candidate's hiring location, market conditions, job-related skillset, experience, qualifications, education, certifications, and/or training. The full salary range for certain locations is listed below. For locations not listed below, the recruiter can share more details about compensation for the role in your location during the hiring process.

U.S. employees are offered benefits, subject to Cisco’s plan eligibility rules, which include medical, dental and vision insurance, a 401(k) plan with a Cisco matching contribution, paid parental leave, short and long-term disability coverage, and basic life insurance. Please see the Cisco careers site to discover more benefits and perks.  Employees may be eligible to receive grants of Cisco restricted stock units, which vest following continued employment with Cisco for defined periods of time.

U.S. employees are eligible for paid time away as described below, subject to Cisco’s policies:

  • 10 paid holidays per full calendar year, plus 1 floating holiday for non-exempt employees

  • 1 paid day off for employee’s birthday, paid year-end holiday shutdown, and 4 paid days off for personal wellness determined by Cisco

  • Non-exempt employees** receive 16 days of paid vacation time per full calendar year, accrued at rate of 4.92 hours per pay period for full-time employees

  • Exempt employees participate in Cisco’s flexible vacation time off program, which has no defined limit on how much vacation time eligible employees may use (subject to availability and some business limitations)

  • 80 hours of sick time off provided on hire date and each January 1st thereafter, and up to 80 hours of unused sick time carried forward from one calendar year to the next

  • Additional paid time away may be requested to deal with critical or emergency issues for family members

  • Optional 10 paid days per full calendar year to volunteer

For non-sales roles, employees are also eligible to earn annual bonuses subject to Cisco’s policies.

Employees on sales plans earn performance-based incentive pay on top of their base salary, which is split between quota and non-quota components, subject to the applicable Cisco plan. For quota-based incentive pay, Cisco typically pays as follows:

  • .75% of incentive target for each 1% of revenue attainment up to 50% of quota;

  • 1.5% of incentive target for each 1% of attainment between 50% and 75%;

  • 1% of incentive target for each 1% of attainment between 75% and 100%; and

  • Once performance exceeds 100% attainment, incentive rates are at or above 1% for each 1% of attainment with no cap on incentive compensation.

For non-quota-based sales performance elements such as strategic sales objectives, Cisco may pay 0% up to 125% of target. Cisco sales plans do not have a minimum threshold of performance for sales incentive compensation to be paid.

The applicable full salary ranges for this position, by specific state, are listed below:

New York City Metro Area:

$167,700.00 - $282,000.00

Non-Metro New York state & Washington state:

$149,100.00 - $250,900.00

* For quota-based sales roles on Cisco’s sales plan, the ranges provided in this posting include base pay and sales target incentive compensation combined.

** Employees in Illinois, whether exempt or non-exempt, will participate in a unique time off program to meet local requirements.

HQ

Cisco San Jose, California, USA Office

San Jose, CA, United States

Cisco Berkeley, California, USA Office

Berkeley, United States

Cisco Campbell, California, USA Office

Campbell, United States

Cisco Cupertino, California, USA Office

Cupertino, United States

Cisco Fremont, California, USA Office

Fremont, United States

Cisco Los Altos, California, USA Office

Los Altos, United States

Cisco Milpitas, California, USA Office

Milpitas, United States

Cisco Mountain View, California, USA Office

Mountain View, United States

Cisco Palo Alto, California, USA Office

Palo Alto, United States

Cisco Pleasanton, California, USA Office

Pleasanton, United States

Cisco San Bruno, California, USA Office

San Bruno, United States

Cisco San Francisco, California, USA Office

San Francisco, United States

Cisco San Mateo, California, USA Office

San Mateo, United States

Cisco San Ramon, California, USA Office

San Ramon, United States

Cisco Santa Clara, California, USA Office

Santa Clara, United States

Cisco Saratoga, California, USA Office

Saratoga, United States

Cisco Stanford, California, USA Office

Stanford, United States

Cisco Sunnyvale, California, USA Office

Sunnyvale, United States

Similar Jobs

One Month Ago
In-Office
110K-176K Annually
Senior level
110K-176K Annually
Senior level
Software • Semiconductor • Manufacturing
Translate schematics into DRC/LVS-clean layouts for critical analog/RF IP blocks, collaborate on floorplanning, power/ground architecture, and device matching, and carry designs from initial floorplan through tape-out using industry EDA tools on advanced FinFET nodes.
Top Skills: Cadence VirtuosoDrcFinfetLvsMentor CalibrePllSerdesVirtuoso Vxl
One Month Ago
Hybrid
Milpitas, CA, USA
Senior level
Senior level
Artificial Intelligence • Internet of Things
The Senior Analog & Mixed-Signal Layout Engineer will design layouts for high-performance CMOS data converters, ensuring adherence to quality methodologies and verification checks.
Top Skills: CmosDfmDrcEmErcIrLvsPerlPythonSkill
10 Minutes Ago
Remote or Hybrid
Sunnyvale, CA, USA
86K-135K Annually
Expert/Leader
86K-135K Annually
Expert/Leader
Cloud • Computer Vision • Information Technology • Sales • Security • Cybersecurity
Provides high-level executive support to the SVP of Revenue Operations, including complex calendar management, domestic and international travel coordination, expense management, briefing preparation, meeting support, stakeholder communication, action-item follow-through, onboarding, and process improvement. The role requires exceptional discretion, organization, judgment, communication, and adaptability while supporting a distributed executive leadership environment.
Top Skills: Agentic ToolingAi TechnologiesCalendar ToolsCollaboration ToolsExpense Management ToolsGenerative AiGoogle SuitePresentation ToolsTravel Tools

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account