NVIDIA Logo

NVIDIA

ASIC Design Engineer - New College Grad 2026

Sorry, this job was removed at 03:15 p.m. (PST) on Tuesday, Sep 15, 2026
Be an Early Applicant
In-Office
Santa Clara, CA, USA
100K-190K Annually
Entry level
In-Office
Santa Clara, CA, USA
100K-190K Annually
Entry level

Similar Jobs

20 Days Ago
In-Office
Santa Clara, CA, USA
116K-219K Annually
Entry level
116K-219K Annually
Entry level
Artificial Intelligence • Computer Vision • Hardware • Robotics • Metaverse
Design and optimize ASIC, SoC, and GPU floorplans during early chip development. Collaborate with architecture, physical design, packaging, and ASIC teams to improve area, interconnect, timing, routing, power, and clock distribution. Drive area reviews, resolve congestion and timing issues, and develop tools and infrastructure to improve chip design efficiency and execution speed.
Top Skills: AsicCC++CadComputer ArchitectureGpuP&RPerlPhysical DesignPythonSocSystemverilogVerilogVlsi
One Month Ago
In-Office
Santa Clara, CA, USA
116K-219K Annually
Entry level
116K-219K Annually
Entry level
Artificial Intelligence • Computer Vision • Hardware • Robotics • Metaverse
Perform physical design and timing analysis for GPUs, CPUs, DPUs and SoCs across block, cluster, and full-chip levels. Drive frontend/backend implementation including synthesis, equivalence checking, floorplanning, timing constraints, STA-based timing convergence, power convergence, and ECO implementation while collaborating cross-functionally.
Top Skills: Clock Tree Synthesis (Cts)Eco ImplementationEda ToolsEquivalence CheckingFloorplanningFull-Chip StaPlacementRoutingStaStatic Timing Analysis (Sta)SynthesisTiming ConstraintsTiming Convergence
One Month Ago
In-Office
Santa Clara, CA, USA
100K-190K Annually
Entry level
100K-190K Annually
Entry level
Artificial Intelligence • Computer Vision • Hardware • Robotics • Metaverse
Design and deliver CPU logic units: write high-performance, low-power RTL, perform synthesis and timing closure, collaborate with verification and implementation teams, and assist with timing closure and lab bring-up.
Top Skills: Cache CoherencyCpu MicroarchitectureDftEcoFloor-PlanningLab DebugLogic SynthesisOn-Chip InterconnectsPrototypingRtlTiming AnalysisVerilog
Design ASIC memory-subsystem solutions, including microarchitecture, RTL design, synthesis, and timing analysis. Collaborate with architecture, design verification, formal verification, and physical design teams to deliver high-performance SoC interconnects, ordering controllers, and memory accelerators. The role requires proficiency in Verilog or VHDL and Perl scripting, with exposure to coherent interconnects, clock domains, asynchronous interfaces, and CHI, CXL, or PCIe specifications preferred.
The summary above was generated by AI

Today, NVIDIA is tapping into the unlimited potential of AI to define the next era of computing. An era in which our GPU acts as the brains of computers, robots, and self-driving cars that can understand the world. Doing what’s never been done before takes vision, innovation, and the world’s best talent. As an NVIDIAN, you’ll be immersed in a diverse, encouraging environment where everyone is inspired to do their best work. Come join the team and see how we can make a lasting impact on the world. 

NVIDIA is looking for an ASIC Design Engineer - New College Grad 2026 to join our Memory Subsystem Team!
 

What you'll be doing:

  • As a member of our Memory Subsystem Design team, you will collaborate with architects/design verification/formal verification/physical design team to deliver a world-class solution. NVIDIA SOC Interconnects, ordering controllers and memory accelerators are among the industry's most sophisticated because of the complex area, latency, power, bandwidth and quality-of-service requirements.

  • In this position, you will have the opportunity to be responsible for the micro-architecture and design including RTL design, synthesis and timing analysis using innovative CAD tools and using the latest process technologies.
     

What we need to see:

  • Currently pursuing or recently completed a BS or MS in Electrical Engineering or Computer Engineer or related degree (or equivalent experience).

  • Exposure to high-speed coherent interconnects, protocol bridges, hardware-managed coherency and system level caches is a plus

  • Experience with multiple clock domains and asynchronous interfaces is a plus

  • Knowledge of industry specifications like CHI/CXL/PCI-E is a plus.

  • Strong proficiency of Verilog or VHDL.

  • Scripting language like PERL

NVIDIA is widely considered to be one of the technology world’s most desirable employers. We have some of the most forward-thinking and hardworking people in the world working for us. If you're creative and autonomous, we want to hear from you! 

Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 100,000 USD - 166,750 USD for Level 1, and 116,000 USD - 189,750 USD for Level 2.

You will also be eligible for equity and benefits.

Applications for this job will be accepted at least until September 14, 2026.

This posting is for an existing vacancy. 

NVIDIA uses AI tools in its recruiting processes.

NVIDIA is committed to fostering an inclusive work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.

HQ

NVIDIA Santa Clara, California, USA Office

2701 San Tomas Expressway, Santa Clara, CA, United States, Santa Clara

NVIDIA San Francisco, California, USA Office

San Francisco, United States

NVIDIA San Jose, California, USA Office

San Jose, United States

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account