Broadcom Logo

Broadcom

ASIC Implementation Engineer PD

Posted 14 Days Ago
Be an Early Applicant
In-Office
San Jose, CA, USA
122K-195K Annually
Senior level
In-Office
San Jose, CA, USA
122K-195K Annually
Senior level
Lead top-level chip floorplanning and partitioning, manage clock tree and I/O/bump planning, resolve physical-design integration and DRC/LVS/EMIR issues, collaborate with package/methodology teams, and develop/improve floorplanning methodologies and vendor/IP evaluations.
The summary above was generated by AI

Please Note:

1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)

2. If you already have a Candidate Account, please Sign-In before you apply.

Job Description:

Broadcom is searching for an ASIC top level floorplan Physical Design Engineer to join the Asic Products Division. This position involves working with the latest technology to continue driving next generation Artificial Intelligence and  PCIe Switch Products. More specifically, this position will require in-depth knowledge and expertise in all Physical Design aspects of taking RTL to silicon tape-out.

Responsibilities:

  • Own chip floor planning, partition creation, clock tree and delivery of top level partitions 

  • Resolve physical design issues related to chip integration and assembly

  • Manage all cross functional interactions related to top level floorplanning, I/O and bump planning with package team

  • Develop and improve floorplan implementation methodologies using both industry and  internal tools

  • Perform technical evaluations of vendors and IP, providing recommendations and assessments to meet design specification

Preferred qualifications:

  • Bachelors degree in Electrical Engineering and 8+ years of experience in top level floorplannning  with a focus on die size estimate, partitioning, clocking and pin planning

  • Or Master's degree in Electrical Engineering and 6+ years of experience in top level floorplannning  with a focus on die size estimate, partitioning, clocking and pin planning

  • Experience working on various technologies (Switch Fabric, Arbiter, High Speed DDR, SerDes, HBM, D2D I/O, chiplet etc)

  • Experience in resolving chip level DRC/LVS/EMIR issues for advance nodes

  • Proven track record with bump planning, RDL implementation, and multi-voltage domain designs

  • Experience with hierarchical floorplanning, power grid design, structured clocks, top level pipeline planning, custom routes and bump planning

  • Experience in collaborating with design, package and methodology teams during development phase

  • Experience in scripting languages like  Python, Tcl, or Perl and EDA tools

  • Must work in person at our San Jose site and no remote work option


Compensation and Benefits


The annual base salary range for this position is USD 121,900.00 To USD 195,000.00

As a valued member of our team, you'll be eligible for a discretionary annual bonus and the opportunity to receive not only a competitive new hire equity grant, but also annual equity awards, connecting your success directly to the company's growth. All subject to relevant plan documents and award agreements.


Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence.


Broadcom is proud to be an equal opportunity employer.  We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law.  We will also consider qualified applicants with arrest and conviction records consistent with local law.


If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.

HQ

Broadcom Palo Alto, California, USA Office

Palo Alto, CA, United States

Broadcom Richmond, California, USA Office

13711 International Pl Unit 200, Richmond, British Columbia, V6V 2Z8, Canada, Richmond, Canada, V6V 2Z8

Broadcom San Francisco, California, USA Office

San Francisco, United States, 0

Broadcom San Jose, California, USA Office

1320 Ridder Park Drive, San Jose, CA, United States, 95131

Broadcom Santa Clara, California, USA Office

Santa Clara, United States, 0

Broadcom Sunnyvale, California, USA Office

190 Mathilda Pl, Sunnyvale, California, 94086-6076, United States, Sunnyvale, United States, 94086-6076

Similar Jobs

29 Minutes Ago
Hybrid
San Francisco, CA, USA
Junior
Junior
Artificial Intelligence • Software
Temporary full-time sourcer responsible for building and managing candidate pipelines, proactively sourcing and engaging passive candidates, partnering with recruiters and hiring managers, maintaining candidate records in Ashby, tracking sourcing metrics, and ensuring a strong candidate experience for a 3-month onsite role in San Francisco.
Top Skills: AshbyBoolean SearchLinkedin Recruiter
30 Minutes Ago
Easy Apply
Remote or Hybrid
USA
Easy Apply
151K-215K Annually
Senior level
151K-215K Annually
Senior level
Cloud • Information Technology • Security • Software • Cybersecurity
Lead digital transformation and AI-powered support initiatives to improve case lifecycle, self-service adoption, and customer outcomes. Own knowledge management (KCS), process optimization (Lean/Six Sigma), enablement, COE programs, and cross-functional partnerships with Engineering, Product, and Operations. Analyze case trends and metrics to drive product, process, and digital support improvements and reduce resolution times.
Top Skills: Ai-Enabled Support ToolsAi/MlAsanaConfluenceJIRAKcsSFDCTableau
46 Minutes Ago
Easy Apply
Remote or Hybrid
14 Locations
Easy Apply
100K-134K Annually
Senior level
100K-134K Annually
Senior level
Automotive • Big Data • Insurance • Software • Transportation
Lead design and scaling of enterprise digital learning infrastructure, integrate generative AI and digital talent platforms, build agile skills inventories, design curriculum and manager coaching frameworks, and deliver predictive analytics and dashboards to measure skill velocity and business impact.
Top Skills: Digital Talent PlatformsEnterprise Learning TechnologyGenerative AiLearning Analytics Dashboards

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account