Broadcom Logo

Broadcom

ASIC Verification Engineer

Posted Yesterday
Be an Early Applicant
In-Office
San Jose, CA, USA
101K-162K Annually
Mid level
In-Office
San Jose, CA, USA
101K-162K Annually
Mid level
Design and execute block- and chip-level verification for high-speed interconnect ASICs. Build SystemVerilog UVM testbenches, validate IEEE Ethernet protocols, understand chip architecture, and create scripts/tools to improve verification efficiency. Collaborate with architecture, firmware, physical and layout teams throughout product development.
The summary above was generated by AI

Please Note:

1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)

2. If you already have a Candidate Account, please Sign-In before you apply.

Job Description:

ASIC Verification EngineerHigh Speed Interconnect Product (HSIP) Group

Broadcom is a global leader and innovator in semiconductor solutions for wired and wireless communications. The High Speed Interconnect Product (HSIP) line of business produces the industry’s lowest power and highest performance (100Gbps to 400Gbps) highly integrated physical layer transceivers (PHYs) to meet the increasing demand in AI data center, enterprise network performance and server virtualization.

We are looking for a bright, motivated, innovative, and hardworking recent graduate with a minimum of 3 years of experience to join our top notch engineering team. Here you will utilize the technical skills you already learned at school and develop new skills in the verification of communication ASICs with leading edge technologies and tools. You will work closely with marketing, architecture, firmware, physical and layout teams on full product development cycle from definition to production. You will be challenged and gain valuable experience towards developing a successful career in ASIC.

Job responsibilities include:

• Develop thorough understanding of IEEE Ethernet protocols.

• Understand chip architecture, microarchitecture and design specification.

• Develop advanced verification environment and testbench components in SystemVerilog UVM.

• Participate in block level and chip level verification tasks.

• Infrastructure work including developing scripts and tools for efficiency and quality improvements.

Job Requirements

• Bachelors in Engineering and 5+ years of related experience or Masters degree in Engineering and 3+ years of related experience or PhD and no experience

• Design/Verification experience, or equivalent experience.

• Logic design, Electronic circuit design and related course work to provide a broad background in the area of ASIC design and verification.

• Proficiency with HDL language such as Verilog, SystemVerilog or VHDL is a must.

• Proficiency with C/C++ programming language and hands-on exposure to Object Oriented Programming is a big plus.

• Proficiency with scripting in various languages such as Python, PERL, TCL is a big plus.

• Self-motivated, good communicator, quick learner and good team player.

• Display positive attitude and demonstrate flexibility in day-to-day work.


Compensation and Benefits


The annual base salary range for this position is USD 101,000.00 To USD 162,000.00

As a valued member of our team, you'll be eligible for a discretionary annual bonus and the opportunity to receive not only a competitive new hire equity grant, but also annual equity awards, connecting your success directly to the company's growth. All subject to relevant plan documents and award agreements.


Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence.


Broadcom is proud to be an equal opportunity employer.  We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law.  We will also consider qualified applicants with arrest and conviction records consistent with local law.


If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.

HQ

Broadcom Palo Alto, California, USA Office

Palo Alto, CA, United States

Broadcom Richmond, California, USA Office

13711 International Pl Unit 200, Richmond, British Columbia, V6V 2Z8, Canada, Richmond, Canada, V6V 2Z8

Broadcom San Francisco, California, USA Office

San Francisco, United States, 0

Broadcom San Jose, California, USA Office

1320 Ridder Park Drive, San Jose, CA, United States, 95131

Broadcom Santa Clara, California, USA Office

Santa Clara, United States, 0

Broadcom Sunnyvale, California, USA Office

190 Mathilda Pl, Sunnyvale, California, 94086-6076, United States, Sunnyvale, United States, 94086-6076

Similar Jobs

2 Days Ago
In-Office
Santa Clara, CA, USA
116K-219K Annually
Mid level
116K-219K Annually
Mid level
Artificial Intelligence • Computer Vision • Hardware • Robotics • Metaverse
Validate clocking and reset logic for Tegra and GPU ASICs end-to-end: develop test plans, automation and validation flows, implement coverage metrics, run tests, identify/fix bugs, partner with architecture/design teams, and productize verification solutions across platforms.
Top Skills: C++Coverage MetricsFormal VerificationNvidia Custom Compilers And ToolsPerlProfiling ToolsPythonSv Constraint Random VerificationSystem VerilogUvmX Prop
7 Days Ago
In-Office
San Jose, CA, USA
147K-278K Annually
Senior level
147K-278K Annually
Senior level
Cloud • Information Technology • Internet of Things • Professional Services • Software
Lead ASIC design verification for high-end switching products: architect and maintain block-to-top DV environments, develop simulation models, tests, coverage, and testbench components; perform multi-chip/system simulation, performance analysis, and debug post-silicon bring-up with cross-team collaboration.
Top Skills: AsicCC++HapsLinuxPalladiumPerlPythonSystemverilogUvmVeloceZebu
16 Days Ago
In-Office
165K-260K Annually
Senior level
165K-260K Annually
Senior level
Aerospace • Other
Lead digital ASIC verification at block and system levels: write and review test plans, develop test harnesses and sequences, run regressions and close code/functional coverage, and support pre-silicon verification, chip bring-up, and post-silicon validation for complex digital designs.
Top Skills: AsicCode CoverageConstrained Random VerificationFunctional CoverageObject-Oriented ProgrammingOvmPythonRtlTestbench DevelopmentUvmVmm

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account