TetraMem Logo

TetraMem

CAD Engineer

Posted 20 Days Ago
Be an Early Applicant
In-Office
San Jose, CA, USA
110K-250K Annually
Expert/Leader
In-Office
San Jose, CA, USA
110K-250K Annually
Expert/Leader
Develop and maintain in-house CAD tools and automation for analog/digital IC design and SoC sign-off. Optimize EDA license usage, research advanced CAD methodologies, mentor junior engineers, collaborate with design/verification/IT/EDA vendors, and participate in design reviews to improve processes.
The summary above was generated by AI

Responsibilities:

  • Development of in-house CAD tools for analog design, analog layout, database management, digital frontend and backend, SoC sign-off
  • Automation in design and verification flow using languages such as tcl, skill, or python
  • Collaborate with design engineer, verification engineer, IT, and EDA vendor to optimize EDA license usage
  • Drive innovation by researching and implementing advanced CAD methodologies that either increase productivity or reduce EDA cost
  • Mentor and provide technical guidance to junior engineers, fostering a culture of continuous learning and professional development.
  • Participate in design reviews, provide constructive feedback, and contribute to the improvement of design processes and standards.

Requirements:

  • Degree in Electrical Engineering or Computer Engineering, with experience in analog or digital IC design flow and CAD methodology.
  • 10+ years of experience in CAD engineering, with at least 2 years of experience in <28nm technology node EDA methodology
  • Strong knowledge of analog design, custom layout and physical verification flows
  • Familiar with common EDA environment tools (e.g., Synopsys, Cadence, Siemens etc.), include licensing, environment setup, automation API, and have working knowledge on tool usage
  • Experience with at least one of SKILL or TCL
  • Proficient with UNIX based operating system, file management, disk management and security
  • Ability to automate design methodologies and create productivity scripts with design engineers
  • Ability to work in a startup environment and to work both independently and as a team player

The following skillsets will be considered a strong asset:

  • Experience with circuit or layout design in Cadence environment
  • Experience with ASIC design in Synopsys environment

Salary Range: $110,000 - $250,000 / year

HQ

TetraMem Newark, California, USA Office

Newark, CA, United States

Similar Jobs

4 Days Ago
In-Office
San Jose, CA, USA
98K-312K Annually
Senior level
98K-312K Annually
Senior level
Artificial Intelligence • Hardware • Information Technology • Machine Learning
Develop and deploy EDA/CAD software, automation, and AI-assisted tools for custom IC and memory design. Collaborate with global design and CAD teams to identify automation use cases, integrate AI/LLM capabilities, support EDA tool evaluation and deployment, and maintain scalable software development practices to improve productivity, quality, and cycle time.
Top Skills: Agent-Based AutomationCad ToolsCadence VirtuosoCalibre DrcCalibre LpeCalibre LvsEdaHspiceLinuxLlm ApisLlmsPrompt EngineeringPythonPyTorchScikit-LearnSkillSpectre
5 Days Ago
In-Office
San Jose, CA, USA
64K-159K Annually
Entry level
64K-159K Annually
Entry level
Artificial Intelligence • Hardware • Information Technology • Machine Learning
Design and deploy EDA/CAD software, automation, and AI-assisted tools to accelerate custom IC and memory design workflows. Collaborate with global design and CAD teams to integrate LLMs, AI agents, and EDA tool flows for layout, verification, simulation, and tape-out automation.
Top Skills: Agent-Based AutomationCadence VirtuosoCalibre DrcCalibre LpeCalibre LvsGenerative AiHspiceLinuxLlm ApisLlmsPrompt EngineeringPythonPyTorchScikit-LearnSkillSpectre
2 Days Ago
In-Office
San Jose, CA, USA
64K-159K Annually
Entry level
64K-159K Annually
Entry level
Artificial Intelligence • Hardware • Information Technology • Machine Learning
Develop and deploy EDA/CAD software, automation, and AI-assisted tools to accelerate custom memory IC design workflows. Collaborate with design, layout, verification, and CAD teams to integrate LLMs, generative AI, and automation into verification, modeling, and tape-out flows.
Top Skills: Agent-Based AutomationCadence VirtuosoCalibre DrcCalibre LpeCalibre LvsGenerative AiHspiceLinuxLlmsMachine LearningPrompt EngineeringPythonPyTorchScikit-LearnSkillSpectre

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account