Cadence Design Systems Logo

Cadence Design Systems

Design Verification Architect / Director

Posted 3 Days Ago
Be an Early Applicant
In-Office
San Jose, CA, USA
186K-345K Annually
Expert/Leader
In-Office
San Jose, CA, USA
186K-345K Annually
Expert/Leader
Leads a processor design verification team responsible for verifying microprocessor cores and peripherals. Develops verification plans, simulation and emulation testbenches, diagnostics, assertions, coverage monitors, and automated verification flows. Drives coverage closure, collaborates with design, architecture, firmware, and verification teams, and manages work reporting for 7–10 engineers. Requires deep CPU architecture, SystemVerilog, UVM, gate-level simulation, assembly programming, and design verification leadership experience.
The summary above was generated by AI
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

Location

San Jose, CA and Austin, TX

Job Description

Responsibilities 

As a Design Verification Team Director, lead and run the Processor Verification team, you will be responsible for the verification of microprocessor cores and their peripherals

Relevant experience in-order/out-of-order CPU cores and memory subsystem strongly preferred 

Crafting verification plans and executing them to verify highly complex CPU designs.

You will implement simulation or emulation testbenches, assembly/C language diagnostics, assertion checkers or coverage monitors to meet target verification goals.

You will be responsible for coverage collection and closure

You will work closely with cross-functional teams (DV/Arch/Design/FW) to identify coverage scope

Tracking and reporting the work of 7-10 engineers

Required Skills and Experience:

17+ years of design verification experience

BS (or higher) in EE/Computer Engineering

Proven experience at leading/managing team.

Strong managerial, leadership and interpersonal skills

Excellent knowledge of computer architecture and design verification fundamentals

Thorough understanding of System Verilog, UVM, and other programming languages to build flexible and reusable complex testbenches

Exposure to scripting languages like Perl, Unix shell or similar languages

Experience with assembly language programming required

Experience with Formal Verification will be a plus

Experience with the development of fully automated flows

Experience with Gate Level Simulations

Excellent written and oral communication skills necessary

Knowledge of processor verification required

The annual salary range for California is $185,500 to $344,500. You may also be eligible to receive incentive compensation: bonus, equity, and benefits. Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure. Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location. Our benefits programs include: paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more.

We’re doing work that matters. Help us solve what others can’t.
HQ

Cadence Design Systems San Jose, California, USA Office

2655 Seely Avenue, San Jose, CA, United States, 95134

Cadence Design Systems Santa Clara, California, USA Office

Santa Clara, United States

Cadence Design Systems Sunnyvale, California, USA Office

Sunnyvale, United States

Similar Jobs

40 Minutes Ago
In-Office
Mid level
Mid level
Big Data • Information Technology • Software • Analytics • Energy
Associate Legal Counsel will support commercial contracting, serving as the primary legal partner to Sales and advising on subscription agreements, data licenses, vendor contracts, AI data-use terms, privacy, regulatory compliance, intellectual property, disputes, transactions, and litigation. The role requires managing high-volume matters autonomously and collaborating with business, product, finance, IT, security, and external counsel.
Top Skills: CcpaGdprGenerative AiSaaS
40 Minutes Ago
In-Office or Remote
United States
Senior level
Senior level
Big Data • Information Technology • Software • Analytics • Energy
Own the conversion of manual regression suites into automated tests for CAD-based desktop and Revit-integrated applications using T-Plan Robot. Design reusable test frameworks, execute and analyze automated tests, document defects, and maintain CI/CD integrations. Apply AI and LLM tools with validation workflows to improve test authoring and reliability. Collaborate with developers and product owners, track coverage and defect trends, and eventually expand automation frameworks and mentorship across other product teams.
Top Skills: AIAutocadAutodesk RevitAzure DevopsCi/CdGithub ActionsInventorLlmsNunitPostmanSeleniumSQLSwaggerT-Plan RobotWinappdriver
42 Minutes Ago
Hybrid
50K-60K Annually
Entry level
50K-60K Annually
Entry level
Fintech • Information Technology • Insurance • Financial Services • Big Data Analytics
Complete a nine-month sales training program focused on employee benefits, professional selling, and product knowledge. Support sales offices through broker and customer meetings, cold calls, enrollment meetings, benefit fairs, post-sale service, and territory support. Develop communication, presentation, negotiation, relationship-building, and product expertise while working with an experienced mentor. Candidates must obtain insurance licenses, travel to meetings, and be willing to relocate.
Top Skills: Artificial Intelligence (Ai) Tools

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account