Broadcom Logo

Broadcom

Design Verification Engineer

Posted 6 Days Ago
Be an Early Applicant
In-Office
San Jose, CA, USA
Expert/Leader
In-Office
San Jose, CA, USA
Expert/Leader
Develop and maintain ASIC and SoC design verification environments using SystemVerilog and UVM. Create verification components, behavioral models, assertions, coverage, and directed or randomized tests. Analyze simulation failures and coverage results, debug complex design issues, and verify systems at block and system levels. Collaborate with design and verification teams while applying ASIC design verification methodologies and tools.
The summary above was generated by AI

Please Note:

1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)

2. If you already have a Candidate Account, please Sign-In before you apply.

Job Description:

The ASIC Product Division at Broadcom, a leading supplier of state-of-the-art SoC and embedded IP, is looking for qualified individuals to work in SoC and IP development programs. The candidate will be joining a high performance design team responsible for state-of-the-art subsystem development to meet customer requirements.


Responsibilities include:


  • Verification environment development using modern verification techniques (System Verilog and UVM)
  • Designing verification components such as UVM agents, and behavioral models
  • Implementing coverage and assertions using System Verilog
  • Developing random and directed test cases against the specification
  • Analyzing and debugging simulation failures, as well as analyzing coverage results

Job Requirements:


  • A Bachelor’s Degree in Electrical and Electronic Engineering, Computer Science, or equivalent
  • 12+ year’s relevant industry work experience.
  • Experience in verifying designs at system level and block level.
  • Fluent knowledge of RTL verification methodologies including System Verilog.
  • Strong experience in ASIC design verification flows and DV methodologies
  • Strong working knowledge of object oriented verification languages (OVM, UVM, etc.), C/C++, Perl, and scripting skills.
  • Strong and independent design debugging capability.
  • Strong verbal and written communication skills. Must be comfortable working in a team environment with verification team and design team members.
  • Demonstrated ability to analyze and resolve complex verification trade-off scenarios.
  • Highly productive individual contributor with a demonstrated technical capability in system and sub-block level verification
  • Must have legal authorization to work in the US

The candidate should have expertise in some (or preferably all) of the following areas:


  • Experience with hardware design and debug, C++/SystemC and other programming languages are a strong plus.
  • Experience working with Emulators and FPGA based prototyping is a plus.
  • Familiarity with overall chip design methodologies and tools
  • Knowledge of CPU, DDR, Bus Protocol, Network Protocol or DSP design preferred

Compensation and Benefits


The annual base salary range for this position is USD To USD

As a valued member of our team, you'll be eligible for a discretionary annual bonus and the opportunity to receive not only a competitive new hire equity grant, but also annual equity awards, connecting your success directly to the company's growth. All subject to relevant plan documents and award agreements.


Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence.


Broadcom is proud to be an equal opportunity employer.  We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law.  We will also consider qualified applicants with arrest and conviction records consistent with local law.


If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.

HQ

Broadcom Palo Alto, California, USA Office

Palo Alto, CA, United States

Broadcom Richmond, California, USA Office

13711 International Pl Unit 200, Richmond, British Columbia, V6V 2Z8, Canada, Richmond, Canada, V6V 2Z8

Broadcom San Francisco, California, USA Office

San Francisco, United States, 0

Broadcom San Jose, California, USA Office

1320 Ridder Park Drive, San Jose, CA, United States, 95131

Broadcom Santa Clara, California, USA Office

Santa Clara, United States, 0

Broadcom Sunnyvale, California, USA Office

190 Mathilda Pl, Sunnyvale, California, 94086-6076, United States, Sunnyvale, United States, 94086-6076

Similar Jobs

130K-222K Annually
Senior level
Aerospace • Hardware • Information Technology • Security • Software • Cybersecurity • Defense
Leads FPGA design verification for electronic warfare systems by architecting SystemVerilog/UVM or VHDL testbenches, developing constrained-random test plans, analyzing coverage, creating reusable verification IP, and improving methodologies. The role includes leading verification teams, mentoring engineers, managing schedules, supporting multiple projects, and collaborating across locations. Candidates need extensive FPGA/ASIC verification experience, relevant tools expertise, strong communication skills, and a current Secret clearance or eligibility to obtain one.
Top Skills: AsicBitbucketC++CadenceDigital Signal ProcessingFpgaGitJavaJIRAMatlabMentor QuestaOvmPerlPythonSimulinkSystemverilogUvmVhdl
11 Days Ago
In-Office
San Jose, CA, USA
130K-221K Annually
Senior level
130K-221K Annually
Senior level
Artificial Intelligence • Hardware • Information Technology • Machine Learning
Develops and supports CAD tools, automation, and EDA flows for advanced semiconductor design, layout, simulation, verification, and tapeout. Integrates and qualifies commercial and in-house tools, improves engineering workflows, resolves tool-integration issues, and provides production support and training. Applies AI/ML and agentic AI to CAD automation and debugging, develops scalable software, mentors engineers, and leads technical projects and CAD methodology roadmaps.
Top Skills: Agentic AiAi/MlAutomated TestingCC++Cadence VirtuosoCalibreCmosDramFinesimFormalityFusion CompilerHbmHspiceInnovusLarge Language ModelsLinuxNandPerlPrimesimPrimetimePythonQuantusRelease ManagementShell ScriptingSkillSource ControlSpectreStarrcSvrfTclUnixVcsVlsiXcelium
12 Days Ago
Hybrid
97K-165K Annually
Senior level
97K-165K Annually
Senior level
Aerospace • Hardware • Information Technology • Security • Software • Cybersecurity • Defense
Develop and use configurable, self-checking FPGA verification environments using SystemVerilog/UVM and/or VHDL. Create constrained-random test plans, reusable Verification IP, and coverage-driven test cases for electronic warfare signal-processing and control systems. Analyze metrics, improve verification methodologies, execute tasks across multiple projects, and collaborate with engineers and subject matter experts across U.S. locations.
Top Skills: AsicBitbucketC++CadenceDigital Signal ProcessingFpgaGitJavaJIRAMatlabMentor QuestaOvmPerlPythonSimulinkSystemverilogUvmVhdl

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account