OpenAI Logo

OpenAI

Design Verification Engineer

Reposted 12 Days Ago
Be an Early Applicant
Hybrid
San Francisco, CA, USA
226K-445K Annually
Mid level
Hybrid
San Francisco, CA, USA
226K-445K Annually
Mid level
Verify complex hardware systems, including custom IP blocks and SoCs. Develop verification plans, testbenches, and maintain high coverage for reliable silicon.
The summary above was generated by AI

About the Team:

OpenAI’s Hardware organization develops silicon and system-level solutions designed for the unique demands of advanced AI workloads. The team is responsible for building the next generation of AI-native silicon while working closely with software and research partners to co-design hardware tightly integrated with AI models. In addition to delivering production-grade silicon for OpenAI’s supercomputing infrastructure, the team also creates custom design tools and methodologies that accelerate innovation and enable hardware optimized specifically for AI.

About the Role
OpenAI is developing custom silicon to power the next generation of frontier AI models. We’re looking for experienced Design Verification (DV) Engineers to ensure functional correctness and robust design for our cutting-edge ML accelerators. You will play a key role in verifying complex hardware systems—ranging from individual IP blocks to subsystems and full SoC—working closely with architecture, RTL, software, and systems teams to deliver reliable silicon at scale.

In this role you will:

  • Own the verification of one or more of: custom IP blocks, subsystems (compute, interconnect, memory, etc.), or full-chip SoC-level functionality.

  • Define verification plans based on architecture and microarchitecture specs.

  • Develop constrained-random, directed, and system-level testbenches using SystemVerilog/UVM or equivalent methodologies.

  • Build and maintain stimulus generators, checkers, monitors, and scoreboards to ensure high coverage and correctness.

  • Drive bug triage, root cause analysis, and work closely with design teams on resolution.

  • Contribute to regression infrastructure, coverage analysis, and closure for both block- and top-level environments.

You might thrive in this role if you have:

  • BS/MS in EE/CE/CS or equivalent with 3+ years of experience in hardware verification.

  • Proven success verifying complex IP or SoC designs in industry-standard flows

  • Proficient in SystemVerilog, UVM, and common simulation and debug tools (e.g., VCS, Questa, Verdi).

  • Strong knowledge of computer architecture concepts, memory and cache systems, coherency, interconnects, and/or ML compute primitives.

  • Familiarity with performance modeling, formal verification, or emulation is a plus.

  • Experience working in fast-paced, cross-disciplinary teams with a passion for building reliable hardware.

To comply with U.S. export control laws and regulations, candidates for this role may need to meet certain legal status requirements as provided in those laws and regulations.

About OpenAI

OpenAI is an AI research and deployment company dedicated to ensuring that general-purpose artificial intelligence benefits all of humanity. We push the boundaries of the capabilities of AI systems and seek to safely deploy them to the world through our products. AI is an extremely powerful tool that must be created with safety and human needs at its core, and to achieve our mission, we must encompass and value the many different perspectives, voices, and experiences that form the full spectrum of humanity. 

We are an equal opportunity employer, and we do not discriminate on the basis of race, religion, color, national origin, sex, sexual orientation, age, veteran status, disability, genetic information, or other applicable legally protected characteristic.

For additional information, please see OpenAI’s Affirmative Action and Equal Employment Opportunity Policy Statement.

Background checks for applicants will be administered in accordance with applicable law, and qualified applicants with arrest or conviction records will be considered for employment consistent with those laws, including the San Francisco Fair Chance Ordinance, the Los Angeles County Fair Chance Ordinance for Employers, and the California Fair Chance Act, for US-based candidates. For unincorporated Los Angeles County workers: we reasonably believe that criminal history may have a direct, adverse and negative relationship with the following job duties, potentially resulting in the withdrawal of a conditional offer of employment: protect computer hardware entrusted to you from theft, loss or damage; return all computer hardware in your possession (including the data contained therein) upon termination of employment or end of assignment; and maintain the confidentiality of proprietary, confidential, and non-public information. In addition, job duties require access to secure and protected information technology systems and related data security obligations.

To notify OpenAI that you believe this job posting is non-compliant, please submit a report through this form. No response will be provided to inquiries unrelated to job posting compliance.

We are committed to providing reasonable accommodations to applicants with disabilities, and requests can be made via this link.

OpenAI Global Applicant Privacy Policy

At OpenAI, we believe artificial intelligence has the potential to help people solve immense global challenges, and we want the upside of AI to be widely shared. Join us in shaping the future of technology.

Top Skills

Questa
Systemverilog
Uvm
Vcs
Verdi
HQ

OpenAI San Francisco, California, USA Office

San Francisco, CA, United States

Similar Jobs

17 Days Ago
In-Office
99K-133K Annually
Junior
99K-133K Annually
Junior
Aerospace • Information Technology • Software • Cybersecurity • Design • Defense • Manufacturing
Develop and verify ASIC/FPGA designs, implementing with leading-edge technology, performing tests, and collaborating with cross-functional teams.
Top Skills: AsicFpgaHardware EmulatorsLinuxObject Oriented ProgrammingPerlPythonRevision Control SystemsSystemverilog
13 Days Ago
In-Office
Mountain View, CA, USA
105K-210K Annually
Senior level
105K-210K Annually
Senior level
Aerospace • Information Technology • Software • Cybersecurity • Design • Defense • Manufacturing
Design and verify ASICs and FPGAs from architecture through implementation and hardware integration. Lead multi-FPGA/ASIC programs, create UVM-based self-checking testbenches, perform static timing/LEC/CDC/lint checks, integrate DSP/3rd-party IP, prototype on FPGA/emulators, and mentor junior engineers to meet program milestones.
Top Skills: Arm IpAsicCdcCvsDsp IpEthernetFpgaGate-Level NetlistGitHdlJesd204CLecLintingLinuxMakePalladiumPciePerlPythonSvnSystem Verilog AssertionsSystemverilogUvm
2 Days Ago
In-Office
Sunnyvale, CA, USA
150K-220K Annually
Expert/Leader
150K-220K Annually
Expert/Leader
Hardware • Semiconductor • Manufacturing
The Senior Design Verification Engineer develops and verifies silicon IP, optimizing and characterizing performance using advanced tools, while leading a team.
Top Skills: CPythonSynopsys Tools

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account