Design Verification Engineers will develop and verify designs for AI processors, collaborating across teams to ensure functionality through rigorous testing and innovative strategies.
We’re hiring experienced Design Verification Engineers from junior to senior levels to play a key role in developing and verifying the designs that will bring our next-generation AI processors to life.
About Us:
Mythic is building the future of AI computing with breakthrough analog technology that delivers 100× the performance of traditional digital systems at the same power and cost. This unlocks bigger, more capable models and faster, more responsive applications - whether in edge devices like drones, robotics, and sensors, or in cloud and data center environments. Our technology powers everything from large language models and CNNs to advanced signal processing, and is engineered to operate from –40 °C to +125 °C, making it ideal for industrial, automotive, aerospace, and defense.
We’ve raised over $100M from world-class investors including Softbank, Threshold Ventures, Lux Capital, and DCVC, and secured multi-million-dollar customer contracts across multiple markets.
The salary range for this position is $120,000–$225,000+ annually. Actual compensation depends on experience, skills, qualifications, and location.
Design Verification at Mythic:
At Mythic, our Design Verification (DV) team is central to ensuring the correctness and reliability of our custom dataflow architecture that is the backbone of our chip design. DV engineers collaborate with many teams, including RTL design, architecture modeling, custom analog IP, compiler, emulation and post-silicon to ensure the full system operates as intended. Because today’s AI workloads are too large and intricate to be fully verified in hardware alone, our team takes creative and rigorous approaches—combining simulation, modeling, and innovative verification strategies—to prove that neural networks will function correctly and efficiently. We welcome engineers at all levels of experience who are eager to tackle challenging verification problems and contribute to the success of our breakthrough AI hardware.
Responsibilities
- Hands on system-level and block-level verification.
- Development of test plans and coverage plans.
- Testbench development and execution using UVM or other advanced DV methodologies.
- Creation of verification infrastructure and flows.
- Leverage architecture models and emulation environments to help verify large AI network functionality on the design.
- Further responsibilities will depend on background and skills.
Requirements
- Bachelor’s, Master’s, or Ph.D. degree in Electrical Engineering, Computer Engineering, or Computer Science.
- 3+ years of industry experience developing verification testbenches.
- Knowledge of verification methodologies.
- Knowledge of computer architecture.
- Understanding of Verilog, SystemVerilog, and UVM.
- Proven track record of first-pass silicon success.
- Strong communication skills, both written and spoken.
At Mythic, we foster a collaborative and respectful environment where people can do their best work. We hire smart, capable individuals, provide the tools and support they need, and trust them to deliver. Our team brings a wide range of experiences and perspectives, which we see as a strength in solving hard problems together. We value professionalism, creativity, and integrity, and strive to make Mythic a place where every employee feels they belong and can contribute meaningfully.
Mythic AI Redwood, California, USA Office
333 Twin Dolphin Drive, Ste 300, Redwood, United States, 94065
Similar Jobs
Software • Quantum Computing • Metaverse • Infrastructure as a Service (IaaS)
Lead verification of complex PCIe bridge IP flows by defining strategies and test plans, building UVM/SystemVerilog testbenches, applying random-stimulus and coverage-driven techniques, running and debugging simulations, improving verification efficiency and tooling, mentoring team members, and applying generative AI to verification tasks.
Top Skills:
Generative AiPciePythonSimulationsSystemverilogUvm
Aerospace • Hardware • Information Technology • Security • Software • Cybersecurity • Defense
Lead design verification for FPGA/ASIC systems using SystemVerilog/UVM and/or VHDL. Plan and implement constrained-random, metric-driven test plans, build self-checking testbenches and reusable VIP, collect/analyze coverage, mentor engineers, lead DV teams, and drive process improvements for Electronic Warfare systems.
Top Skills:
AsicCadenceFpgaMentor QuestaOvmSystemverilogUvmVhdl
Software
Lead verification planning and execution for CPU subsystems, develop scalable testbenches, assertions, coverage, and constrained-random tests. Drive failure analysis, debug RTL/spec/test content issues, close coverage gaps, and improve verification methodology and automation across CPU designs.
Top Skills:
CC++EmulationFormal VerificationPerformance-Oriented VerificationPythonRisc-VRvvSystemverilogUvm
What you need to know about the San Francisco Tech Scene
San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.
Key Facts About San Francisco Tech
- Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
- Major Tech Employers: Google, Apple, Salesforce, Meta
- Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
- Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
- Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
- Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine
