Broadcom Logo

Broadcom

Design Verification Engineer

Posted 2 Days Ago
Be an Early Applicant
In-Office
San Jose, CA, USA
144K-230K Annually
Expert/Leader
In-Office
San Jose, CA, USA
144K-230K Annually
Expert/Leader
Develop and maintain advanced verification environments using SystemVerilog/UVM/OVM; design UVM agents and behavioral models; implement assertions and coverage; create random and directed tests; debug simulation failures and analyze coverage; collaborate with design teams on SoC/IP verification.
The summary above was generated by AI

Please Note:

1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)

2. If you already have a Candidate Account, please Sign-In before you apply.

Job Description:

The ASIC Product Division in Broadcom, a leading supplier of state-of-the-art SoC and embedded IP, is looking for qualified individuals to work in SoC and IP development programs. The candidate will be joining a high performance design team responsible for state-of-the-art subsystem development to meet customer requirements.

The engineer will be responsible for a variety of advanced verification tasks such as: verification environment development using modern verification techniques (System Verilog and UVM); designing verification components such as UVM agents, and behavioral models; implementing coverage and assertions using System Verilog; and developing random and directed test cases against the specification. This position will also be responsible for analyzing and debugging simulation failures, as well as analyzing coverage results. Candidate must be a highly productive individual contributor with a demonstrated technical capability in system and sub-block level verification.

Job Requirements:

  • A Bachelor’s Degree in Electrical and Electronic Engineering, Computer Science, or equivalent

  • 12+ year’s relevant industry work experience.

  • Experience in verifying designs at system level and block level.

  • Fluent knowledge of RTL verification methodologies including System Verilog.

  • Strong experience in ASIC design verification flows and DV methodologies

  • Strong working knowledge of object oriented verification languages (OVM, UVM, etc.), C/C++, Perl, and scripting skills.

  • Strong and independent design debugging capability.

  • Strong verbal and written communication skills. Must be comfortable working in a team environment with verification team and design team members.

  • Demonstrated ability to analyze and resolve complex verification trade-off scenarios.

  • Must have legal authorization to work in the US

The candidate should have expertise in some (or preferably all) of the following areas:

  • Experience with hardware design and debug, C++/SystemC and other programming languages are a strong plus.

  • Experience working with Emulators and FPGA based prototyping is a plus.

  • Familiarity with overall chip design methodologies and tools

  • Knowledge of CPU, DDR, Bus Protocol, Network Protocol or DSP design preferred

Additional Job Description:

Compensation and Benefits

The annual base salary range for this position is $143,800 - $230,000. 

 

As a valued member of our team, you'll be eligible for a discretionary annual bonus and the opportunity to receive not only a competitive new hire equity grant, but also annual equity awards, connecting your success directly to the company's growth. All subject to relevant plan documents and award agreements.

Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence.

Broadcom is proud to be an equal opportunity employer.  We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law.  We will also consider qualified applicants with arrest and conviction records consistent with local law.

If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.

HQ

Broadcom San Jose, California, USA Office

1320 Ridder Park Drive, San Jose, CA, United States, 95131

Similar Jobs

13 Days Ago
In-Office
San Jose, CA, USA
168K-336K Annually
Senior level
168K-336K Annually
Senior level
Artificial Intelligence • Hardware • Information Technology • Machine Learning
Design and build advanced verification environments using UVM/SystemVerilog and GenAI/agentic tools to improve verification efficiency and quality. Develop test plans, drive coverage closure, and verify SoC and CPU emulation platforms using ASIC simulation tools and scripting to achieve signoff and schedule left-shift.
Top Skills: Agentic McpAsic Simulation ToolsC++Cpu EmulationGenaiScriptingSocSystemcSystemverilogUvm
2 Days Ago
In-Office
San Jose, CA, USA
144K-230K Annually
Expert/Leader
144K-230K Annually
Expert/Leader
Software • Semiconductor • Manufacturing
Develop and maintain verification environments using SystemVerilog and UVM/OVM; create UVM agents, behavioral models, assertions, coverage; write random and directed tests; analyze/debug simulation failures and coverage; collaborate with design teams to resolve complex verification issues.
Top Skills: AsicBus ProtocolsCC++CoverageCpuDdrDspEmulatorsFpga PrototypingNetwork ProtocolsOvmPerlRtlSocSystemcSystemverilogSystemverilog AssertionsUvm
3 Days Ago
In-Office
Menlo Park, CA, USA
Senior level
Senior level
Information Technology • Professional Services • Consulting
Develop and execute FPGA/ASIC RTL verification tests and test plans using SystemVerilog/UVM. Review designs and RTL, analyze failures, write bug reports, and work with IP vendors and design/firmware engineers to resolve issues.
Top Skills: AsicBugzillaDramEthernetFpgaGitMakePciePerlPythonRtlSystemverilogTclUvmVips

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account