Alphawave IP, Inc. Logo

Alphawave IP, Inc.

Design Verification Manager

Reposted 8 Days Ago
Be an Early Applicant
In-Office
San Jose, CA, USA
225K-250K Annually
Senior level
In-Office
San Jose, CA, USA
225K-250K Annually
Senior level
Lead the ASIC verification team ensuring high-quality verification of ARM-based SoC designs, develop strategies, and mentor junior engineers.
The summary above was generated by AI

The Opportunity

We're looking for the Wavemakers of tomorrow.

Alphawave Semi enables tomorrow’s future by accelerating the critical data communication at the heart of our digital world – from seamless video streaming to AI to the metaverse and much more. Our technology powers product innovation in the most data-demanding industries today, including data centers, networking, storage, artificial intelligence, 5G wireless infrastructure, and autonomous vehicles. Customers partner with us for mission-critical data communication, our innovative technologies, and our proven track record. Together, we enable the next generation of digital technology.

We are seeking an experienced ASIC Verification Manager/Lead to lead the verification efforts for ARM multi core advanced CPUs based designs. The ideal candidate will have a strong background in RTL verification methodologies, UVM, C and SystemVerilog, along with proven leadership skills in managing and technically guiding verification teams. You will be responsible for driving pre-silicon verification, collaborating with cross-functional teams, and ensuring the successful validation of high-performance SoCs.

Why Join Us?

  • Opportunity to work on cutting-edge ARM-based SoC designs.
  • Lead a team in a high-impact, fast-paced environment.
  • Competitive compensation and career growth opportunities.
  • Work alongside some of the best minds in the semiconductor industry.

What You'll Do

  • Lead and manage the ASIC verification team to ensure high-quality verification of ARM Advance CPU based SoC designs.
  • Define and implement verification strategies, test plans, and methodologies, release flows for complex IP and SoC design.
  • Develop and maintain UVM-based and C-based testbenches, including constrained random testing, functional coverage, and assertions.
  • Drive pre-silicon verification and support emulation, and FPGA prototyping.
  • Collaborate closely with design, architecture, software, and post-silicon validation teams to ensure comprehensive verification coverage.
  • Analyze and debug simulation failures, regressions, and coverage gaps to ensure complete verification closure.
  • Drive automated verification infrastructure to improve efficiency and reliability.
  • Mentor and guide junior engineers, fostering a culture of innovation and technical excellence.
  • Track project milestones, verification progress, and report status to stakeholders.

What You'll Need

  • Bachelor’s/Master’s degree in Electrical Engineering, Computer Engineering, or a related field.
  • 15+ years of experience in ASIC/SoC verification, with at least 3+ years in a managerial and leadership role.
  • Expertise in ARM architecture, AMBA protocols (AXI, AHB, APB), and memory subsystems, PCIe, D2D Technologies.
  • Strong hands-on experience with UVM, SystemVerilog, and functional verification methodologies.
  • Experience with Excelium, VCS, Questa, or other industry-standard simulators.
  • Familiarity with Formal Verification, Gate level Simulations, Static Timing Analysis, and UPF based Power-aware Verification.
  • Hands-on experience in C/C++, Python, or Perl scripting for automation.
  • Experience with Emulation, FPGA prototyping, and hardware-software co-verification is a plus.
  • Excellent leadership, communication, and problem-solving skills.

Preferred Qualifications:

  • Experience in high-performance computing (HPC) or data center SoC verification.
  • Knowledge of Arm architecture, Security verification, and Cache coherency protocols.
  • Familiarity with post-silicon validation and bring-up processes.
  • Prior experience working in tapeout-focused environments.

We have a flexible work environment to support and help employees thrive in personal and professional capacities.

Salary and Benefits

Your contribution will be recognized with a base salary within the range of $225,000 to $250,000 annually as It is influenced by your qualifications, experience, location, and the internal equity of our team to ensure fairness and consistency across roles. In addition to our comprehensive benefits package, employees are also eligible for additional compensation opportunities, including a short-term incentive program, Retirement & Saving Programs and participation in the Employee Stock Purchase Plan (ESPP)

You'll also be eligible for benefits described as per below:

Health & Wellness

Our programs emphasize knowledge and prevention, helping you stay proactive and prepared to manage your health at every stage.

Comprehensive health plans

Wellness Spending Account (WSA)

Employee Assistance Program (EAP)

Time Off

We value the importance of rest and recharge, which is why we offer flexible time off options to support your well-being.

  • Paid Vacation
  • Paid Holidays
  • Parental Leave

Equal Employment Opportunity Statement

Alphawave Semi is an equal opportunity employer, welcoming all applicants regardless of age, gender, race, disability, or other protected characteristics. We value diversity and provide accommodations during the recruitment process.

Alphawave IP, Inc. San Jose, California, USA Office

1730 N 1st St, Suite 650, San Jose, CA, United States, 95112

Similar Jobs

6 Days Ago
In-Office
172K-254K Annually
Senior level
172K-254K Annually
Senior level
Artificial Intelligence • Automotive • Semiconductor
This role involves leading design verification for SoC projects, defining methodologies, managing a team, and ensuring timely execution with a focus on zero defects. The candidate will collaborate across teams and drive continuous improvements in the design verification process.
Top Skills: Arm AssemblyC++Eda Verification ToolsLinux O.S.PerlPythonSystemverilogUvm
8 Days Ago
In-Office
145K-215K Annually
Senior level
145K-215K Annually
Senior level
Artificial Intelligence • Automotive • Semiconductor
Manage the design verification team for semiconductor solutions, define methodologies and strategies, drive execution, and ensure product quality in a fast-paced environment.
Top Skills: Arm AssemblyC++Eda Verification ToolsLinuxPerlPythonSystemverilogUvm
25 Days Ago
In-Office
San Jose, CA, USA
210K-250K Annually
Expert/Leader
210K-250K Annually
Expert/Leader
Hardware • Manufacturing
Lead and scale verification and emulation organization: define end-to-end DV strategy, drive UVM-based methodology and emulation for early software enablement, deliver pre-silicon platforms, manage emulation lab and vendor relationships, hire and mentor a team, and ensure tapeout verification closure.
Top Skills: Amba AceAmba AxiArmCC++ChiCpfDftFormal VerificationFpga PrototypingPalladiumPortable Stimulus (Pss)PythonRisc-VSva (Assertions)SystemverilogTclUpfUvmVeloceVerilogZebu

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account