Develop synthesizable RTL from micro-architecture, write bare-metal firmware for on-chip RISC CPUs, drive pre-silicon simulation and hardware-software co-verification, lead synthesis/timing closure and equivalence checking, build emulation environments, and perform silicon bring-up and post-silicon debug while collaborating across analog, verification, and physical-design teams.
Role Summary
We are seeking experienced Digital Design Leads to drive RTL design and verification for next-generation semiconductor products. This role leads the digital design effort across high-speed interface and memory subsystem IPs, partnering with architecture, verification, and physical design teams to deliver silicon-ready designs.
Key Responsibilities
- Lead RTL design and micro-architecture definition for digital IP blocks from concept through tape-out.
- Own design of Ethernet and/or PCIe controller/PHY digital logic, ensuring compliance with relevant industry specifications.
- Design and integrate memory sub-system IP, including DDR, HBM, and/or LPDDR controllers and PHYs.
- Implement and optimize Forward Error Correction (FEC) logic for high-speed serial links.
- Drive design reviews, timing closure, and low-power design practices in collaboration with cross-functional teams.
- Mentor junior design engineers and coordinate with verification, DFT, and physical design teams to meet project schedules.
Required Skills & Experience
- Proven track record as an RTL Design Lead on complex digital ASIC/SoC projects.
- Hands-on experience with Ethernet and/or PCIe protocol design (controller and/or PHY level).
- Experience with Memory Sub-systems: DDR, HBM, and/or LPDDR controller/PHY design and integration.
- Working knowledge of Forward Error Correction (FEC) schemes as applied to high-speed SerDes links.
- Strong RTL coding skills (Verilog/SystemVerilog) and familiarity with standard ASIC design flows.
- Experience with timing closure, low-power design, and design-for-test (DFT) considerations.
- Strong communication skills and experience leading or mentoring design teams.
Qualifications
- Bachelor's or Master's degree (BS/MS) in Electrical Engineering, Computer Engineering, or a related field.
- Relevant years of hands-on RTL design experience in the semiconductor industry (leadership experience preferred).
California Pay Range
$180,000—$200,000 USD
Phizenix Livermore, California, USA Office
101 E. Vineyard Ave, Suite #119–115, Livermore, CA , United States, 94550
Similar Jobs
Aerospace • Information Technology • Software • Cybersecurity • Design • Defense • Manufacturing
Design and develop ASIC, FPGA, and mixed digital systems for aerospace and defense programs. Responsibilities include requirements and architecture support, HDL/RTL development, simulation, debugging, synthesis, FPGA implementation, timing closure, CDC analysis, verification collaboration, integration, and system troubleshooting. Lead and Senior engineers provide technical leadership, subsystem ownership, mentoring, and cross-functional coordination.
Top Skills:
AsicCdcComputer ArchitectureDigital Logic DesignFpgaHdlRtlSocStatic Timing Analysis
.jpeg)
Artificial Intelligence • Hardware • Information Technology • Machine Learning
Own chip architecture, RTL design, synthesis, timing closure, CDC strategy, IP integration, verification coordination, documentation, and tape-out sign-off for high-speed PHY-adjacent ASICs. Lead a small senior team through architecture, implementation, validation, and foundry handoff while coordinating physical design, analog, verification, and external IP vendors.
Top Skills:
AsicAtpgBoundary ScanCadence GenusClock Domain CrossingDdrDftDveI2CJaspergold CdcOtp/Fuse-Based CalibrationPrbsPrimetimeRtlScan InsertionSdcSerdesSpyglassStatic Timing AnalysisSynopsys Design CompilerSystemverilogTempusVcsVerdiXcelium
Design
Provides front-line BIM and digital workflow support to architectural and engineering teams. Troubleshoots Revit, Autodesk Construction Cloud, standards, and project workflows; monitors support data to identify recurring issues; develops targeted training and office hours; reinforces firm-wide digital standards; and documents improved workflows and best practices. The role also supports proactive enablement and occasional collaboration, conference, and training activities.
Top Skills:
AutocadAutodesk Construction CloudAutodesk TandemBimBim 360CobieDynamoMicrosoft TeamsModel CoordinationNavisworksRevitReviztoViva EngageZoom
What you need to know about the San Francisco Tech Scene
San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.
Key Facts About San Francisco Tech
- Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
- Major Tech Employers: Google, Apple, Salesforce, Meta
- Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
- Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
- Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
- Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine
