Change the world. Love your job.
The Battery Charging Products group at Texas Instruments is looking for a candidate that is interested in working in a challenging, fast-paced environment. As a digital design engineer, you will help architect new TI battery charger products and make our customers’ visions a reality. You will define, design, model, and document digital cores for battery management devices. We are looking for a self motivated, highly driven digital designer to make an immediate impact on current developments, and help us grow market share in a competitive, constantly changing market.
TI offers an extraordinary culture, competitive benefits, professional development opportunities and collaboration coupled with a social responsibility. A career at TI provides the chance to work with some of the world's most dynamic technologies that help people learn, grow, connect and discover.
Some of your responsibilities will include:
- Defining, designing, and verifying digital cores of battery charger ICs
- Collaborating with systems and analog engineers to define architecture of digital core
- Participating in design reviews and creating the necessary design and product documentation
- Supporting multiple projects concurrently
- Improving design methodology
- Creating verification plans from datasheets, input from systems engineers, and customer feedback
- Performing required simulations and analysis to ensure spec compliance and superior performance at a competitive cost
- Developing and maintaining simulation models for digital and analog blocks
- Evaluating device operation and performance in lab
Minimum Requirement:
- B.S. in Electrical Engineering or related field
- 3+ years of relevant work experience
Preferred Qualifications:
- RTL design, preferably Verilog/Systemverilog.
- Ability to implement digital core from synthesizable RTL to GDSII.
- Ability to robustly verify these implementations from both a functional and timing standpoint.
- Ability to implement digital core to facilitate future spins by changing only metal layers.
- Experience with digital design tools (Cadence).
- Excellent self-organizing and time management skills.
- Knowledge of scripting and programming languages such as Python a plus.
- Knowledge of UVM a plus.
- Knowledge of VAMS and digital modeling a plus.
- The future starts here. As a TIer, you'll play a critical role in defining the next era of semiconductor technology and help create the innovations that shape the world around us.
- Surround yourself with a team of innovators who value your unique perspective and will challenge you to bring your best self to work every day. We believe that fostering a culture of collaboration fuels both personal growth and technological breakthroughs. Explore our company culture.
- At TI, your success goes beyond your work. Take advantage of comprehensive benefits designed to support your total well-being at work and in life, from competitive compensation to extensive health coverage and wellness programs. Learn more about our benefits offerings.
Texas Instruments San Francisco, California, USA Office
50 Francisco St, San Francisco, CA , United States, 94133
Texas Instruments San Jose, California, USA Office
San Jose, United States
Texas Instruments Santa Clara, California, USA Office
Santa Clara, United States
Texas Instruments Sunnyvale, California, USA Office
Sunnyvale, United States
Similar Jobs
What you need to know about the San Francisco Tech Scene
Key Facts About San Francisco Tech
- Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
- Major Tech Employers: Google, Apple, Salesforce, Meta
- Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
- Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
- Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
- Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine


