Broadcom Logo

Broadcom

Digital Verification Engineer

Reposted 2 Days Ago
Be an Early Applicant
In-Office
San Jose, CA
141K-226K Annually
Expert/Leader
In-Office
San Jose, CA
141K-226K Annually
Expert/Leader
The Digital Verification Engineer will work on ASIC for data center applications, requiring extensive experience in digital design verification and various interface protocols.
The summary above was generated by AI

Please Note:

1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)

2. If you already have a Candidate Account, please Sign-In before you apply.

Job Description:

Broadcom is looking for a senior level Digital Design Verification engineer. In this highly visible role you will be working on ASIC for data center connectivity applications.

Qualifications include:

  • MS or PhD in Electrical Engineering or Computer Engineering with 10+ years of experience in digital design verification

  • Hands on experience in SV UVM, SV RNM and verification coverage matrix

  • Prior experience in processor verification

  • Familiarity with SPI, I2C and AMBA interfaces

  • Familiarity with writing regression tests, developing checker, writing assertions and developing metric driven verification plan

  • Prior experience in setting up and maintaining regressions using Verisium Manager

  • Familiarity with analog mixed-signal building blocks such as ADCs, DACs, PLLs and SerDes

  • Familiarity with generating randomized vectors for analog and digital behavioral model verification

  • Hands-on knowledge of standard industry EDA tools - Synopsys/Cadence

  • Experienced with GLS with & without parasitic annotated simulations

  • Prior experience in generating UVM RAL model

  • Prior experience in verification of the DFT design, architecture, and microarchitecture

  • Proficient with scripting languages like PERL, Python etc.

  • Self-starter and a team player

Highly Desired Qualifications:

  • Strong written and verbal communication skills, with the specific ability to speak to various technical and management levels. 

  • Proactive, collaborative and creative approach to innovation, technical development and consensus facilitation to influence optimal project results. 

  • Excellent time and task management, and interpersonal skills. 

Additional Job Description:

Compensation and Benefits

The annual base salary range for this position is $141,300 - $226,000

 

This position is also eligible for a discretionary annual bonus in accordance with relevant plan documents, and equity in accordance with equity plan documents and equity award agreements.

Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence.

Broadcom is proud to be an equal opportunity employer.  We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law.  We will also consider qualified applicants with arrest and conviction records consistent with local law.

If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.

Top Skills

Amba
Cadence
Eda Tools
I2C
Perl
Python
Spi
Sv Rnm
Sv Uvm
Synopsys
Verisium Manager
HQ

Broadcom San Jose, California, USA Office

1320 Ridder Park Drive, San Jose, CA, United States, 95131

Similar Jobs

Yesterday
In-Office
San Francisco, CA, USA
170K-285K Annually
Senior level
170K-285K Annually
Senior level
Artificial Intelligence • Software • Semiconductor
The role involves verifying high-speed digital pipelines, developing verification environments, applying formal verification techniques, and collaborating with cross-functional teams.
Top Skills: MatlabNumpyPythonSimulinkSystemverilogUvm
14 Days Ago
Easy Apply
In-Office
San Jose, CA, USA
Easy Apply
181K-289K Annually
Senior level
181K-289K Annually
Senior level
Semiconductor
The role involves verifying ASIC designs, collaborating with teams to define specifications, and developing test benches and test cases for verification processes.
Top Skills: C++PerlPythonSystemverilog Uvm
16 Days Ago
Easy Apply
In-Office
Santa Clara, CA, USA
Easy Apply
70-90 Annually
Mid level
70-90 Annually
Mid level
Artificial Intelligence • Information Technology • Consulting
The Digital Design Verification Engineer will build verification environments, develop test plans, and collaborate on system-level verification, ensuring quality in production systems.
Top Skills: CCadence SkillDpi-CEda ToolsScriptingSystemcSystemverilogUvm

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account