Marvell Technology Logo

Marvell Technology

Director, Design Verification

Reposted 7 Days Ago
Be an Early Applicant
In-Office
Santa Clara, CA, USA
195K-292K Annually
Expert/Leader
In-Office
Santa Clara, CA, USA
195K-292K Annually
Expert/Leader
Lead design verification, emulation and post-silicon validation for complex multi-chiplet SoCs. Define verification scope, methodology, testbench architectures, timelines and tools. Collaborate cross-functionally (Architecture, Design, DFT, PD, Firmware, system teams), drive productivity improvements, hire and develop a high-performing verification team, and monitor industry DV trends to ensure successful tape-outs.
The summary above was generated by AI

About Marvell

Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities. 

At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead. 

Your Team, Your Impact

Custom Compute and Storage (CCS) Business Unit closely collaborates with strategic customers in the development of advanced and highly complex System-on-Chip (SOCs), from architecture and design all the way through layout, packaging, prototype validation and production ramp up. The SOC Design team is a critical part of this group, responsible for building the most complex SOCs, integrating both internal and external IPs and driving a high quality design tape-out for the CCS products.
As part of SOC Design and Verification leadership, you will play a key role in building complex multi-chiplet SOCs for CCS product portfolio.

What You Can Expect

• Lead DV, emulation and post silicon validation execution with zero defect mindset.
• Define DV, emulation and post silicon validation scope.
• Define execution timelines working closely with stakeholders.
• Set goals, monitor, and take steps to keep the execution on track.
• Define DV methodology and verification strategies.
• Drive definition and implementation of DV TB architectures.
• Collaborate with Architecture, Design, DFT, PD, FW and system teams for successful product execution.
• Lead tool evaluation and selection.
• Drive continuous productivity improvements through incremental and forklift changes.
• Monitoring industry DV trends and adapting to key trends.
• Hire, build and retain high performance engineering team.
• Address continuous training and development needs of the team.

What We're Looking For

  • Bachelor’s degree in Computer Science, Electrical Engineering or related fields and 10-15 years of related professional experience or Master’s degree and/or PhD in Computer Science, Electrical Engineering or related fields with 5-10 years of experience or equivalent professional experience in lieu of a formal degree
  • 10+ years of experience in design engineering with focus on block level, subs-system level and SOC verification
  • Hands on experience with verification methodologies, test-bench development.

  • Strong experience in coding in scripting languages like Perl, Python, Tcl & UNIX Shell etc.
  • Strong understanding of ASIC development process & Proven ability to lead ASIC development teams.
  • Strong understanding of product development cycle of large SOCs through multiple successful product tape-outs
  • Good understanding of SoC architecture, processor cores, memory, and peripheral interfaces.
  • Excellent communication, interpersonal and presentation skills.
  • Strong cross-functional leadership skills & Cross domain knowledge to resolve with design and architecture teams
  • Highly motivated, self-driven and curiosity to learn new technologies.

Expected Base Pay Range (USD)

195,180 - 292,400, $ per annum

The successful candidate’s starting base pay will be determined based on job-related skills, experience, qualifications, work location and market conditions. The expected base pay range for this role may be modified based on market conditions.

Additional Compensation and Benefit Elements 

Marvell is committed to providing exceptional, comprehensive benefits that support our employees at every stage - from internship to retirement and through life’s most important moments. Our offerings are built around four key pillars: financial well-being, family support, mental and physical health, and recognition. Highlights include an employee stock purchase plan with a 2-year look back, family support programs to help balance work and home life, robust mental health resources to prioritize emotional well-being, and a recognition and service awards to celebrate contributions and milestones. We look forward to sharing more with you during the interview process.

All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status.

Any applicant who requires a reasonable accommodation during the selection process should contact Marvell HR Helpdesk at [email protected].

Interview Integrity 

To support fair and authentic hiring practices, candidates are not permitted to use AI tools (such as transcription apps, real-time answer generators like ChatGPT or Copilot, or automated note-taking bots) during interviews.

These tools must not be used to record, assist with, or enhance responses in any way. Our interviews are designed to evaluate your individual experience, thought process, and communication skills in real time. Use of AI tools without prior instruction from the interviewer will result in disqualification from the hiring process.

This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment.

#LI-SA1
HQ

Marvell Technology Santa Clara, California, USA Office

5488 Marvell Ln, Santa Clara, CA, United States, 95054

Similar Jobs

4 Days Ago
In-Office
San Jose, CA, USA
270K-340K Annually
Senior level
270K-340K Annually
Senior level
Artificial Intelligence • Hardware • Machine Learning • Natural Language Processing • Software • Generative AI
Leads end-to-end design verification for next-generation machine learning ASICs through tape-out and first-silicon bring-up. Owns verification architecture, methodology, coverage, performance validation, emulation, FPGA prototyping, debug, schedules, and tape-out readiness. Manages and grows an experienced team of 8–10 engineers, including principal-level staff, while partnering with architecture, design, software, compiler, runtime, hardware, and systems teams.
Top Skills: AsicChipletsClaudeEmulationEthernetFpga PrototypingOvmPciePythonSvaSystemverilogTsmc NodesUvmVmm
24 Days Ago
In-Office or Remote
6 Locations
Expert/Leader
Expert/Leader
Information Technology • Manufacturing
Lead and scale a design verification team for PHY and controller products. Define verification strategy and methodology (UVM, AMS, formal), drive verification planning and execution across link layer, PCS, PMA, and FEC, integrate analog models into digital flows, manage tapeout verification milestones, improve verification infrastructure and CI/CD, ensure standards compliance, and oversee vendor VIPs and firmware co-simulation for tapeout readiness.
Top Skills: Ai/Ml-Assisted VerificationCdrCi/CdConstrained-Random VerificationCoverage AnalyticsCoverage-Driven VerificationD2D InterconnectDllDpiEthernet 802.3 (100G/200G/400G/800G)Formal VerificationGate-Level Simulation (Gls)Kp4Kr4Mixed-Signal Behavioral ModelingPllReal-Number Modeling (Rnm)Rs-FecSerdesSvamsSystemverilogSystemverilog Assertions (Sva)UcieUvmVerification Ip (Vip)Verilog-Ams
19 Hours Ago
In-Office
San Jose, CA, USA
219K-351K Annually
Expert/Leader
219K-351K Annually
Expert/Leader
Semiconductor • Manufacturing
The Director of Design Verification will oversee SoC verification processes, manage engineering teams, and collaborate across departments to enhance memory and storage capabilities, ensuring first-pass silicon success.
Top Skills: C++SystemverilogUvm

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account