NVIDIA Logo

NVIDIA

Director, System Level Testing - Product Development Engineering

Posted 8 Days Ago
Be an Early Applicant
In-Office
Santa Clara, CA, USA
272K-426K Annually
Expert/Leader
In-Office
Santa Clara, CA, USA
272K-426K Annually
Expert/Leader
Leads system-level testing, post-silicon validation, characterization, yield improvement, and manufacturing ramp for AI, data center, SOC, GPU, and automotive products. Manages product development engineers and collaborates with design, test, reliability, and manufacturing teams. Oversees silicon debug, qualification, production monitoring, test optimization, root-cause analysis, and high-volume semiconductor manufacturing readiness.
The summary above was generated by AI

NVIDIA is seeking an experienced and highly motivated Director of System level Testing  to lead the end-to-end post-silicon validation, test architecture, and manufacturing ramp for cutting-edge AI, data center, SOC and Tegra Automotive product lines. In this leadership role, you will guide a team responsible for bringing next-generation GPU/SOC/LPU/Auto/Tegra technologies from design validation through manufacturing ramp and high-volume production.

You will collaborate across design, Silicon Co-design Group, test engineering, reliability, and manufacturing teams to drive yield improvement, test optimization. The ideal candidate combines strong technical depth in CMOS, System Level testing and mixed-signal systems with proven leadership in product development and high-volume semiconductor manufacturing.

What You'll Be Doing:

  • Lead and mentor a team of product development engineers responsible for validation, characterization, and production ramp of NVIDIA product lines.

  • Drive product development strategy from early silicon validation through qualification and high-volume manufacturing.

  • Develop and implement validation methodologies and test strategies for mixed-signal silicon designs.

  • Partner closely with Mixed-Signal Design, Test Engineering, Reliability, and Manufacturing teams to ensure seamless transition from design to production.

  • Oversee Product characterization of new integrated circuit designs.

  • Lead root-cause analysis and complex problem resolution related to silicon performance, yield excursions, and product reliability.

  • Drive yield improvement initiatives, test time reduction, and manufacturing efficiency across wafer and module test flows.

  • Provide structured feedback to design teams regarding silicon performance, design margins, and manufacturability improvements.

  • Establish scalable data analysis frameworks, automation tools, and statistical methodologies for validation and production monitoring.

  • Collaborate with operations teams to support product qualification, ramp readiness, and high-volume manufacturing scaling.

What We Need to See:

  • Master’s or Ph.D. in Electrical Engineering, Physics, Computer Engineering, or a related field, or equivalent experience.

  • 15+ years of background in semiconductor product development, testing or manufacturing engineering, including significant leading large, cross-functional technical teams.

  • 5+ years of Director leadership or management experience leading engineering teams.

  • Strong understanding of CMOS, Component characterization, and analog/mixed-signal circuit behavior.

  • Experience with high-speed testing, and characterization

  • Proven experience in yield analysis, product characterization, and silicon debug.

  • Experience using statistical data analysis tools (e.g., JMP) for engineering insights and yield improvement.

  • Demonstrated ability to drive cross-functional problem solving under aggressive schedules.

  • Strong leadership, communication, and organizational skills.

Ways to Stand Out From the Crowd:

  • Experience developing or productizing SOC, GPU, Automotive

  • Deep expertise in System Level testing, Voltage-Frequency understanding and manufacturing ramp readiness.

  • Experience with control loops, feedback systems, and high-speed SerDes/analog front-end validation.

  • Deep knowledge of advanced CMOS process technologies, multi-chip module (MCM) and high speed interfaces

  • Experience leading product ramps from prototype to high-volume manufacturing.

With competitive salaries and a generous benefits package, NVIDIA is widely considered to be one of the technology world’s most desirable employers. We have some of the most forward-thinking and hardworking people in the world working for us. This role presents an opportunity to have a wide impact at NVIDIA by improving the factory planning function. Are you creative, hard-working, dedicated, and determined? Do you love a challenge? If so, we want to hear from you!

Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 272,000 USD - 425,500 USD.

You will also be eligible for equity and benefits.

Applications for this job will be accepted at least until September 1, 2026.

This posting is for an existing vacancy. 

NVIDIA uses AI tools in its recruiting processes.

NVIDIA is committed to fostering an inclusive work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.

HQ

NVIDIA Santa Clara, California, USA Office

2701 San Tomas Expressway, Santa Clara, CA, United States, Santa Clara

NVIDIA San Francisco, California, USA Office

San Francisco, United States

NVIDIA San Jose, California, USA Office

San Jose, United States

Similar Jobs

15-20 Hourly
Junior
eCommerce • Fashion • Retail • Sales • Wearables • Design
Provides customer service and sales support in a luxury retail store. Responsibilities include welcoming clients, operating POS and cash wrap, suggesting products, processing shipments and transfers, maintaining stock levels, replenishing the sales floor, executing visual merchandising updates, supporting social media engagement, and following housekeeping and loss-prevention procedures. Requires flexible availability, physical ability to handle stockroom and sales-floor tasks, and strong communication and organizational skills.
Top Skills: InternetIpadLaptopMobile PosPosWalkie-Talkie
2 Hours Ago
In-Office
99K-162K Annually
Senior level
99K-162K Annually
Senior level
Aerospace • Information Technology • Software • Cybersecurity • Design • Defense • Manufacturing
Develop and execute ASIC, FPGA, and SoC design verification activities using simulation, SystemVerilog, UVM, coverage analysis, debugging, requirements traceability, reusable verification infrastructure, and UVCs. Support integration and system-level investigations, contribute to coverage closure, communicate risks and dependencies, and progressively own verification scope of moderate complexity. Level II engineers develop independence, while Level III engineers independently manage assigned verification scope.
Top Skills: AsicFpgaOopRtlSimulationSocSystemverilogUvcUvm
2 Hours Ago
In-Office
99K-162K Annually
Mid level
99K-162K Annually
Mid level
Aerospace • Information Technology • Software • Cybersecurity • Design • Defense • Manufacturing
Designs and supports ASIC, FPGA, and mixed digital systems for aerospace and defense programs. Responsibilities include requirements development, architecture support, HDL/RTL development, simulation, debugging, synthesis, FPGA implementation, timing analysis, verification collaboration, integration, troubleshooting, and technical status communication. The role may involve owning functional blocks, supporting subsystem efforts, and contributing to cross-functional technical leadership depending on experience level.
Top Skills: AsicClock-Domain Crossing (Cdc)FpgaHdlRtlSocStatic Timing AnalysisVlsi

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account