Intel Logo

Intel

EDA Design Flow Development Engineer

Reposted One Month Ago
Be an Early Applicant
In-Office
Santa Clara, CA, USA
142K-269K Annually
Senior level
In-Office
Santa Clara, CA, USA
142K-269K Annually
Senior level
Develop and maintain transistor-level electromigration (EM) and IR drop analysis flows for custom IP, SRAM, analog/mixed-signal interfaces, and high-performance macros. Build CAD methodology, automation infrastructure, and power-integrity signoff flows, perform silicon correlation, and collaborate with circuit design, physical design, package, reliability, and signoff teams to enable scalable, accurate reliability verification using industry EM/IR tools.
The summary above was generated by AI
Job Details:

Job Description: 

The Role and Impact
Join Intel in shaping the future of technology. As an EDA Tools Hardware Engineer, you will play a pivotal role in enabling groundbreaking innovations that power Intel's leadership in semiconductor design and manufacturing. We are seeking an experienced EDA CAD / Tool Flow Development Engineer to develop and maintain transistor-level electromigration (EM) and IR drop analysis flows for custom IPs, embedded memories, SRAMs, analog/mixed-signal interfaces, and high-performance custom macros across advanced semiconductor technologies.
This role focuses on CAD methodology, automation infrastructure, power integrity analysis flows, and silicon correlation for transistor-level reliability verification. The engineer will work closely with circuit design, physical design, package, reliability, and signoff teams to enable scalable and accurate EM/IR analysis methodologies for advanced-node designs.
The ideal candidate has strong expertise in transistor-level power integrity analysis, SPICE-based verification, parasitic-aware reliability modeling, and automation development using industry-standard EM/IR signoff tools.

Qualifications:

Minimum Qualifications

  • Bachelor's degree in Computer Engineering, Electrical Engineering, Computer Science, or a related field, and 6+ years of experience; 4+ years of experience with a Master's degree; or 2+ years of experience with a PhD.

  • EM/IR reliability concepts (Electromigration, and Power Drop)

  • Experience with Redhawk/Totem tools

Preferred Qualifications

Experience in the following:

  • CMOS circuit operation

  • Power delivery networks

  • SPICE simulation

  • Parasitic extraction fundamentals

  • Advanced-node design challenges

  • Transistor-level power integrity analysis flows

  • Scripting and automation skills in Linux environments

          

Job Type:Experienced Hire

Shift:Shift 1 (United States of America)

Primary Location: US, California, Santa Clara

Additional Locations:US, California, Folsom, US, Oregon, Hillsboro, US, Texas, Austin

Posting Statement:All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.Position of TrustN/ABenefits

We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel.



Annual Salary Range for jobs which could be performed in the US: $141,910.00-269,100.00 USD

The range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.

Work Model for this Role

This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change.

*

ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.
HQ

Intel Santa Clara, California, USA Office

Robert Noyce Building, Santa Clara, CA, United States, 95052

Intel Mountain View, California, USA Office

Mountain View, United States

Intel San Jose, California, USA Office

San Jose, United States

Intel Santa Clara, California, USA Office

2200 Mission College Blvd. , Santa Clara, CA, United States, 95054

Intel Sunnyvale, California, USA Office

Sunnyvale, United States

Similar Jobs

5 Minutes Ago
Hybrid
Senior level
Senior level
Fintech • Financial Services
Lead a Wells Fargo branch team by driving customer relationship growth across deposits, lending, credit cards, investments, and primary banking products. Hire, coach, and develop employees, manage performance, coordinate with internal sales partners, promote digital banking, and balance sales objectives with operational risk, compliance, and customer protection. Successful completion of the Branch Manager Readiness Program is required unless currently serving as a Wells Fargo branch manager.
5 Minutes Ago
Hybrid
139K-260K Annually
Senior level
139K-260K Annually
Senior level
Fintech • Financial Services
Leads strategy, financial performance, modernization, risk management, and lifecycle management for Wells Fargo’s Paper Receivables portfolio. Owns the product roadmap, client outcomes, pricing, migration to digital solutions, investment cases, and cross-functional execution across Sales, Technology, Operations, Finance, Risk, Legal, and Compliance. Serves as a senior subject matter expert, drives product discovery and commercialization, manages controls, and mentors product managers.
6 Minutes Ago
Hybrid
Senior level
Senior level
Fintech • Financial Services
Leads and develops a branch team, drives customer engagement and business growth, coaches bankers, manages operational excellence, allocates branch resources, supports hiring, and ensures compliance with banking, mortgage licensing, risk, audit, and regulatory requirements.
Top Skills: Nmls

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account