Intel Logo

Intel

EDA Tool Software Engineer

Posted 4 Days Ago
Be an Early Applicant
In-Office
Santa Clara, CA, USA
150K-285K Annually
Senior level
In-Office
Santa Clara, CA, USA
150K-285K Annually
Senior level
Enables and validates semiconductor EDA vendor tools for RC extraction, electromagnetic analysis, and interconnect stack development. Collaborates with process technology owners, validation teams, and EDA vendors to deliver customized solutions. Responsibilities include scripting, tool enablement, DRC/LVS validation, customer support, debugging, and high-frequency signal integrity analysis for on-chip and on-package interconnects.
The summary above was generated by AI
Job Details:

Job Description: 

Intel is shaping the future of technology to help create a better future for the entire world. Our work in pushing forward fields like AI, analytics, and cloud-to-edge technology is at the heart of countless innovations. With a career at Intel, you'll have the opportunity to use technology to power major breakthroughs and create enhancements that improve our everyday quality of life. Join us and help make the future more wonderful for everyone. Want to learn more? Visit our YouTube Channel or the link below.


Life at Intel


In this role you will be responsible for enabling EDA vendor tools for RC Extraction (StarRC, Quantus, xACT, etc), and EM tools for high-frequency analysis on Intel's process technologies. Candidate will work with technology specification owners and validation teams in a coordinated fashion to ensure a high-quality solution. Interaction with EDA vendors is expected for new feature enablement.


Intel Foundry Business Group focuses on providing world-class manufacturing capabilities, innovative process technologies, and customized solutions to our global customers. As part of the Intel Foundry organization, you will join a team dedicated to enabling customers' success by bringing their ideas to life through advanced semiconductor solutions. Together, we support Intel's broader mission of creating world-changing technology that improves lives everywhere.


Strong candidates should possess the following behavioral traits:

  • Excellent communication and presentation skills for technical and non-technical audiences
  • High motivation and enthusiasm for self-directed, hands-on work
  • Creativity and flexibility to thrive under changing priorities and evolving program needs
  • Strong analytical thinking and problem-solving capabilities
  • Collaborative mindset with ability to work effectively across diverse teams
  • Adaptability to work in a fast-paced, innovative environment



You will be working at the intersection of cutting-edge semiconductor technology development and creating solutions that push the boundaries of what's possible in computing.

Qualifications:

Minimum qualifications are required to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates.


Experience listed below would be obtained through a combination of your school work/classes/research and/or relevant previous job and/or internship experiences.

Minimum Qualifications:
Candidate must possess BS degree with 6+ years of relevant experience, or MS degree with 5+ years of experience or PhD degree with 2+ years of experience in EE/ECE or related field.
3+ years of experience in one of the following two skill sets:
Skill set 1:

  • RC extraction flow enablement such as StarRC or Quantus or SMNS-xACT
  • Scripting in Perl, or Python or TCL

Skill Set 2:

  • Interconnect Stack development for EDA tools such as ITF, ICT, MIPT, EM stack (Keysight-momentum) or equivalent.
  • Scripting in Perl, or Python or TCL

Preferred Qualifications:

3+ years of experience in the following:

  • DRC/LVS runset development or validation such as Calibre, Pegasus or ICV.
  • Customer Support and debugging in RC extraction.
  • High frequency tools such as Keysight-momentum, Ansys, Cadence-EMX.
  • Experience with JIRA, GIT.
  • Proficiency with CMOS process technology.

Desired experience:

    • Electromagnetic (EM) modeling and simulation tools and their application to signal integrity/crosstalk analysis for high-speed/high-density on chip/on package interconnect.
    • Working with EDA tool vendors to enable customized solutions.

Compensation varies depending on number of matching skills, geographical location, and years of experience.


Benefits at Intel

Our total rewards package goes above and beyond just a paycheck. Whether you're looking to build your career, improve your health, or protect your wealth, we offer generous benefits to help you achieve your goals. Go to Intel Benefits | Intel Careers for details of benefits available to you. Intel reserves the right to modify, change or discontinue benefit plans at any time in its sole discretion.

          

Job Type:Experienced Hire

Shift:Shift 1 (United States of America)

Primary Location: US, Texas, Austin

Additional Locations:US, California, Folsom, US, California, Santa Clara, US, Oregon, Hillsboro

Posting Statement:All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.Position of TrustN/ABenefits

We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel.



Annual Salary Range for jobs which could be performed in the US: $149,600.00-284,580.00 USD

The range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.

Work Model for this Role

This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change.

*

ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.
HQ

Intel Santa Clara, California, USA Office

Robert Noyce Building, Santa Clara, CA, United States, 95052

Intel Mountain View, California, USA Office

Mountain View, United States

Intel San Jose, California, USA Office

San Jose, United States

Intel Santa Clara, California, USA Office

2200 Mission College Blvd. , Santa Clara, CA, United States, 95054

Intel Sunnyvale, California, USA Office

Sunnyvale, United States

Similar Jobs

4 Days Ago
In-Office
Santa Clara, CA, USA
129K-245K Annually
Mid level
129K-245K Annually
Mid level
Artificial Intelligence • Cloud • Information Technology • Software
Enable and validate EDA vendor tools for RC extraction and high-frequency electromigration analysis across Intel process technologies. Develop interconnect stacks, extraction flows, and scripts using Perl, Python, or Tcl. Collaborate with technology owners, validation teams, and EDA vendors to deliver customized solutions. Support DRC/LVS validation, debugging, signal integrity and crosstalk analysis, and customer support for semiconductor design tools.
Top Skills: AnsysCadence EmxCalibreCmos Process TechnologyGitIctIcvItfJIRAKeysight MomentumMiptPegasusPerlPythonQuantusSmns-XactStarrcTcl
Entry level
Artificial Intelligence • Hardware • Information Technology • Machine Learning
Implement and integrate Design for Test features across HBM core and base die designs. Contribute to DFT specifications, verification coverage, manufacturing test requirements, tape-out, silicon bring-up, qualification, debugging, and methodology standardization. Collaborate with design, product engineering, test, verification, and architecture teams while documenting implementations and supporting assigned programs under mentorship.
Top Skills: Ai-Supported ToolsDesign For Test (Dft)Dft VerificationDramHbmSemiconductor DesignSilicon Bring-Up
14 Minutes Ago
In-Office
150K-308K Annually
Senior level
150K-308K Annually
Senior level
Artificial Intelligence • Hardware • Information Technology • Machine Learning
Supports advanced HBM DRAM design by interfacing with foundries, evaluating semiconductor technologies, performing HSPICE and circuit analyses, validating test chips and silicon, assessing PDKs, enabling design flows, and improving engineering productivity through AI and automation. The role requires expertise in advanced CMOS, FinFET devices, process integration, device characterization, PPA analysis, parasitic extraction, and physical verification, with collaboration across design, foundry, manufacturing, and product engineering teams.
Top Skills: AIBeolCadCmosDramFinfetHbmHspiceParasitic ExtractionPdkPhysical VerificationSpiceTsv

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account