Agilent Technologies Logo

Agilent Technologies

Senior Electrical Engineering Systems Architect

Posted 15 Days Ago
Be an Early Applicant
In-Office
2 Locations
154K-270K Annually
Senior level
In-Office
2 Locations
154K-270K Annually
Senior level
The Electrical Systems Architect will define and lead the electronics architecture for LC/MS instruments, ensuring high standards in design, performance, and serviceability while collaborating cross-functionally.
The summary above was generated by AI
Job Description

We are seeking a Senior Electrical Systems Architect to define and lead the platform-level electronics architecture for LC/MS instruments (e.g., Ultivo LC/TQ, Pro iQ / Pro iQ Plus, LC/MSD iQ, and related systems). In this role, you will own the end-to-end electronics architecture across distributed hardware, interconnects, telemetry, and diagnostics, and serve as a technical authority that partners with other electrical engineers, mechanical engineers, firmware/embedded engineers, and scientific stakeholders.

You will establish electronics architecture standards, interface specifications, and integration patterns spanning multiple products and product generations, with a strong emphasis on maintainability/serviceability enabled through robust telemetry and diagnostics.

Key Responsibilities

Platform Electronics Architecture

  • Own and define the end-to-end electronics architecture for LC/MS platforms, including controller/main boards, distributed modules/daughter cards, interconnects, and system interfaces.

  • Define system partitioning, interface standards, and reusable design patterns spanning multiple products and generations.

  • Lead architecture tradeoffs balancing performance, reliability, serviceability, cost, and schedule.

  • Drive architecture documentation and clarity (e.g., interface definitions, system diagrams, design patterns, and integration guidelines).

  • Collaborate with mechanical engineering to enable robust packaging and interconnect solutions, including cable-free / board-to-board connectivity where appropriate.

  • Define system-level interconnect requirements (signal integrity, grounding, shielding, accessibility/service).

Cross-Functional Integration & Technical Leadership

  • Act as the primary electronics architecture interface to mechanical, firmware/embedded software, physics/chemistry, and scientific stakeholders.

  • Lead system-level design reviews, architecture reviews, and integration readiness assessments.

  • Drive resolution of complex integration issues during system development, lab prototyping, and verification/validation.

  • Coordinate and align specialized electrical sub-teams (e.g., RF/driver board engineers) toward a coherent platform architecture.

Embedded Systems, Telemetry & Diagnostics Integration

  • Partner with firmware/embedded software teams to define hardware-software boundaries and enable robust system behavior (controls, instrumentation, fault handling).

  • Ensure architecture supports telemetry, diagnostics, and event logging that feed into FW/ESW and enable serviceability/maintainability and field uptime.

  • Define integration and test strategies from an architecture standpoint (what needs to be observable, testable, diagnosable).

Qualifications

Education

  • Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, or a closely related field (or equivalent practical experience).

Experience

  • 8+ years in electronics systems architecture and/or system-level hardware design for complex electromechanical products.

  • Demonstrated ownership of platform-level electronics architecture (multi-board, distributed systems, cross-functional integration).

  • Experience coordinating cross-functional technical work across electronics, mechanical, and firmware/embedded software teams.

  • Strong background in distributed electronics, mixed-signal systems, and PCB design.

  • Experience designing complex multilayer PCBs (e.g., 8+ layers) and leading design reviews.

Required Technical Skills

  • System-level electronics architecture: partitioning, interface definition, platform standards.

  • Distributed embedded hardware and low-level interfaces (e.g., SPI, I²C, UART, etc.).

  • System integration, lab bring-up, debug, and reliability troubleshooting.

  • Telemetry/diagnostics mindset: designing for observability, maintainability, and serviceability.

  • Proficiency with schematic capture and PCB design tools (tool-agnostic).

Preferred Qualifications

  • Experience with analytical instrumentation (LC/MS, mass spectrometry, chromatography) or similar high-performance scientific/industrial systems.

  • Experience working alongside RF or specialized driver electronics (e.g., drivers for quadrupoles, ion guides, or analogous subsystems).

  • Familiarity with FPGA/SoC architectures (e.g., Xilinx Zynq or similar) and hardware/firmware co-design (nice-to-have, not required).

  • Experience with board-to-board interconnect strategies and cable-reduction approaches in compact systems.

Professional Attributes

  • Strong systems thinking; comfortable operating across disciplines and ambiguity.

  • Excellent technical communication and cross-functional influence.

  • High ownership and accountability; comfortable making consequential architecture decisions.

  • Strong collaborative mindset

Location & Travel

This role is based at the Agilent Headquarters in Santa Clara, CA. Minimum 3 days/week onsite (hybrid).

Additional Details

This job has a full time weekly schedule. Applications for this job will be accepted until at least May 26, 2026 or until the job is no longer posted.

The full-time equivalent pay range for this position is $153,823.00 - $269,550.00/yr plus eligibility for bonus, stock and benefits. Our pay ranges are determined by role, level, and location. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. During the hiring process, a recruiter can share more about the specific pay range for a preferred location. Pay and benefit information by country are available at: https://careers.agilent.com/locations

Agilent Technologies, Inc. is an Equal Employment Opportunity and merit-based employer that values individuals of all backgrounds at all levels. All individuals, regardless of personal characteristics, are encouraged to apply. All qualified applicants will receive consideration for employment without regard to sex, pregnancy, race, religion or religious creed, color, gender, gender identity, gender expression, national origin, ancestry, physical or mental disability, medical condition, genetic information, marital status, registered domestic partner status, age, sexual orientation, military or veteran status, protected veteran status, or any other basis protected by federal, state, local law, ordinance, or regulation and will not be discriminated against on these bases. Agilent Technologies, Inc., is committed to creating and maintaining an inclusive in the workplace where everyone is welcome, and strives to support candidates with disabilities. If you have a disability and need assistance with any part of the application or interview process or have questions about workplace accessibility, please email [email protected] or contact +1-262-754-5030. For more information about equal employment opportunity protections, please visit www.agilent.com/en/accessibility.Travel Required: NoShift: DayDuration: No End DateJob Function: R&D
HQ

Agilent Technologies Santa Clara, California, USA Office

5301 Stevens Creek Boulevard, Santa Clara, CA, United States, 95051

Similar Jobs

20 Minutes Ago
Easy Apply
In-Office
San Francisco, CA, USA
Easy Apply
140K-190K Annually
Senior level
140K-190K Annually
Senior level
Big Data • Fintech • Mobile • Payments • Financial Services
Manage day-to-day workplace operations at Affirm, focusing on employee experience, budget management, and multi-site coordination while fostering a productive environment.
20 Minutes Ago
Remote or Hybrid
United States
123K-171K Annually
Senior level
123K-171K Annually
Senior level
Artificial Intelligence • Information Technology • Machine Learning • Natural Language Processing • Productivity • Software • Generative AI
Manage sales commissions, ensuring accurate payouts and efficient operations. Collaborate across teams, support commission reporting, and identify process improvements.
Top Skills: CaptivateiqDashboardsReportingSales Compensation Management Solutions
20 Minutes Ago
Hybrid
118K-174K Annually
Senior level
118K-174K Annually
Senior level
Gaming • Information Technology • Mobile • Software • Esports
The Senior Engineer will work on backend architecture for NBA 2K, focusing on online features, scalability, and high-performance backend services. Responsibilities include optimizing distributed systems and developing efficient database structures.
Top Skills: C++Microsoft Sql ServerMySQLPerlPHPPythonRubySQL

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account