Broadcom Logo

Broadcom

FBAR Filter Designer

Reposted 4 Days Ago
Be an Early Applicant
In-Office
San Jose, CA, USA
120K-192K Annually
Senior level
In-Office
San Jose, CA, USA
120K-192K Annually
Senior level
The FBAR Filter Designer will lead RF Front-End solutions development, focusing on FBAR filters, module integration, and coordinate simulations with lab data for product performance.
The summary above was generated by AI

Please Note:

1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)

2. If you already have a Candidate Account, please Sign-In before you apply.

Job Description:

FBAR Filter DesignerRole Overview

We are seeking an FBAR Filter Designer to lead the development of high-performance RF Front-End (RFFE) solutions. You will own the design lifecycle—from acoustic resonator synthesis to full module integration—bridging the gap between die-level physics and system-level hardware for 5G and Wi-Fi standards.

Key Responsibilities
  • Design and Synthesis: Design high-Q FBAR filters and multiplexers using optimized topologies.
  • Layout and Floor Planning: Own the physical die layout and package integration, optimizing for parasitics and thermal dissipation.
  • Module Co-Design: Manage the interface between acoustic die, laminate, and PCB to ensure signal integrity and target performance.
  • EM Co-Simulation: Lead 3D EM simulations to model package-level parasitics, interconnects, and coupling.
  • Yield & Verification: Perform Monte Carlo and corner analyses to ensure robust performance for high-volume manufacturing (HVM).
  • Collaboration: Partner with process, modeling, test, module, and other design teams to correlate simulations with measured lab data and drive design iterations.
Skills & Experience
  • Acoustic/RF/Microwave Expertise: Deep understanding of FBAR/BAW/SAW physics or extensive experience in RFFE module integration and RF/microwave circuit theory.
  • Simulation Mastery: Expert proficiency in ADS and 3D EM tools (e.g., HFSS, CST, or Sonnet).
  • System Knowledge: Strong grasp of RFFE architectures, including carrier aggregation and coexistence specifications.
  • Communication: Excellent verbal and written skills; ability to explain complex technical trade-offs to cross-functional teams and stakeholders.
Education & Qualifications
  • PhD (EE/Physics) with 7+ years experience OR Master’s with 10+ years experience in RF/Microwave design (Acoustic Filter or RFFE Module).
  • Proven track record of successful tape-outs or high-volume product releases.

Additional Job Description:

Compensation and Benefits

The annual base salary range for this position is $120,000 - $192,000 

This position is also eligible for a discretionary annual bonus in accordance with relevant plan documents, and equity in accordance with equity plan documents and equity award agreements.

As a valued member of our team, you'll be eligible for a discretionary annual bonus and the opportunity to receive not only a competitive new hire equity grant, but also annual equity awards, connecting your success directly to the company's growth. All subject to relevant plan documents and award agreements

Broadcom is proud to be an equal opportunity employer.  We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law.  We will also consider qualified applicants with arrest and conviction records consistent with local law.

If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.

HQ

Broadcom San Jose, California, USA Office

1320 Ridder Park Drive, San Jose, CA, United States, 95131

Similar Jobs

An Hour Ago
In-Office
146K-297K Annually
Senior level
146K-297K Annually
Senior level
Artificial Intelligence • Hardware • Information Technology • Machine Learning
Perform SI/PI analysis and modeling for HBM interposers, packages, and silicon channels. Conduct frequency- and time-domain channel characterization, mask-based timing and SPICE simulations, PDN/impedance and transient analysis, electromagnetic extraction, and automate sign-off flows with EDA vendors to ensure HBM interface reliability and product sign-off.
Top Skills: Ansys HfssAnsys SiwaveCadence PowerdcCadence PowersiCowosDdrEmibHbmInterposerKeysight AdsPciePdnSerdesSpiceSynopsys HspiceTsvUcie
An Hour Ago
In-Office
San Jose, CA, USA
83K-170K Annually
Senior level
83K-170K Annually
Senior level
Artificial Intelligence • Hardware • Information Technology • Machine Learning
The Staff Engineer will design, simulate, optimize, and verify NAND Flash circuits while collaborating on architecture evaluation and analysis for performance and reliability.
Top Skills: C++CadenceCmosHspicePerlPythonVerilog
An Hour Ago
In-Office
San Jose, CA, USA
Expert/Leader
Expert/Leader
Artificial Intelligence • Hardware • Information Technology • Machine Learning
Lead early technical engagement with strategic customers to translate workload requirements into end-to-end Micron memory and storage solution architectures, influence platform decisions ahead of revenue, secure design wins, support value selling, and collaborate cross-functionally to hand off designs into deployment.
Top Skills: AICloudComputeData-Center SystemsHpcMemoryNetworkingSoftware StacksStorage

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account