Cadence Design Systems Logo

Cadence Design Systems

Firmware & Diagnostics Architect

Posted Yesterday
Be an Early Applicant
In-Office
San Jose, CA, USA
186K-345K Annually
Expert/Leader
In-Office
San Jose, CA, USA
186K-345K Annually
Expert/Leader
Leads architecture and technical strategy for firmware, diagnostics, telemetry, observability, validation, and automated recovery across high-performance computing and hardware acceleration platforms. Drives reliability, platform bring-up, system validation, manufacturing and field diagnostics, root-cause analysis, and technical roadmaps. Collaborates across hardware, software, manufacturing, validation, and customer support teams while mentoring engineers and influencing executive and customer-facing decisions.
The summary above was generated by AI
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

We are looking for an experienced Firmware & Diagnostics Architect to lead the architecture, design, and evolution of firmware and diagnostic technologies for next-generation high-performance computing, prototyping, and hardware acceleration systems.


This highly visible technical leadership role will define the long-term strategy for platform firmware, system diagnostics, telemetry, observability, validation, and automated recovery. You will work across hardware, software, validation, manufacturing, and customer support teams to improve product reliability, accelerate root-cause analysis, and deliver exceptional customer experiences.


The ideal candidate is passionate about solving complex system-level challenges and has a proven track record of architecting firmware and diagnostic solutions for large-scale hardware platforms.


What You'll Do 

Define Platform Architecture 

  • Lead the architecture of firmware, diagnostics, telemetry, and health-monitoring frameworks. 
  • Develop scalable solutions for platform management, observability, fault detection, and automated recovery. 
  • Establish common diagnostic frameworks that can be leveraged across multiple product generations. 
  • Partner with hardware architects to improve platform serviceability and debuggability. 

Drive Reliability and Quality 

  • Define strategies for proactive health monitoring and predictive fault detection. 
  • Improve system resiliency through intelligent diagnostics and recovery mechanisms. 
  • Drive architectural improvements that reduce customer downtime and simplify issue resolution. 
  • Establish platform-wide reliability and serviceability requirements. 

Enable Next-Generation Platforms 

  • Lead technical strategy for board bring-up, system validation, manufacturing test, and field diagnostics. 
  • Define validation methodologies covering firmware, connectivity, memory, power, thermal, and performance subsystems. 
  • Drive design reviews and technical readiness assessments for new products and technologies. 

Solve Complex System Challenges 

  • Lead investigations of critical customer and internal system issues. 
  • Guide root-cause analysis involving hardware, firmware, operating systems, and infrastructure components. 
  • Establish best practices for failure analysis and issue triage. 

Provide Technical Leadership 

  • Influence technical direction across multiple engineering organizations. 
  • Mentor senior engineers and technical leaders. 
  • Drive engineering standards, architectural reviews, and long-term technology roadmaps. 
  • Represent firmware and diagnostics architecture in executive and customer-facing discussions. 

Required Qualifications 

  • BS with a minimum of 12 years of experience OR MS with a minimum of 10 years of experience OR PhD with a minimum of 8 years of experience
  • 12+ years of experience in firmware, embedded systems, platform software, or hardware diagnostics. 
  • Strong expertise in C/C++ development for embedded systems. 
  • Proven experience architecting complex firmware or diagnostics solutions. 
  • Deep understanding of system architecture, hardware/software interactions, and low-level debugging. 
  • Experience with platform bring-up, system validation, and hardware debugging. 
  • Strong analytical and problem-solving skills. 
  • Excellent communication and technical leadership abilities. 

Preferred Qualifications 

Experience in several of the following areas: 

  • Platform firmware architecture and Board Management Controllers (BMC) 
  • Embedded Linux environments 
  • PCIe, Ethernet, DDR, and high-speed interfaces 
  • FPGA-based systems 
  • Diagnostics and health-monitoring frameworks 
  • Telemetry and observability infrastructure 
  • Hardware emulation or prototyping systems 
  • Automated validation and regression testing 
  • Manufacturing and field diagnostics 
  • Performance analysis and failure triage 
  • JTAG, logic analyzers, oscilloscopes, and hardware debug tools 
  • Python, Tcl, Bash, or similar automation technologies 

What Sets You Apart 

  • Ability to navigate both architectural strategy and deep technical debugging. 
  • Strong customer focus and passion for solving real-world reliability challenges. 
  • Experience leading cross-functional technical initiatives. 
  • Track record of delivering technology that scales across multiple product generations. 
  • Ability to influence without authority and drive alignment across diverse engineering teams. 

The annual salary range for California is $185,500 to $344,500. You may also be eligible to receive incentive compensation: bonus, equity, and benefits. Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure. Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location. Our benefits programs include: paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more.

We’re doing work that matters. Help us solve what others can’t.
HQ

Cadence Design Systems San Jose, California, USA Office

2655 Seely Avenue, San Jose, CA, United States, 95134

Cadence Design Systems Santa Clara, California, USA Office

Santa Clara, United States

Cadence Design Systems Sunnyvale, California, USA Office

Sunnyvale, United States

Similar Jobs

48 Seconds Ago
In-Office
Sunnyvale, CA, USA
151K-294K Annually
Senior level
151K-294K Annually
Senior level
Artificial Intelligence • Cloud • Information Technology • Consulting
Supports pre-sales engagements for enterprise networking and security solutions. Designs architectures, develops technical recommendations, delivers presentations and demonstrations, conducts proof-of-concept engagements, and contributes to RFP, RFI, and RFQ responses. Partners with sales teams, customers, and technology partners to translate business requirements into solutions, provide technical guidance, and differentiate offerings. Requires strong networking expertise, customer-facing communication, and experience with enterprise campus, branch, WAN, or data center environments.
Top Skills: AnsibleApstraAWSBgpCcieCcnpContainerizationData Center Fabric ArchitecturesDdos ProtectionDevOpsEvpnGoogle Cloud PlatformIgpsInfrastructure As CodeIpsecJncieJncipJuniperLayer 2 VpnLayer 3 VpnAzureMistMplsNetconfNfvNgfwParagonPythonRoutingSwitchingTraffic EngineeringVirtualizationVxlanYang
52 Seconds Ago
In-Office
Sunnyvale, CA, USA
124K-251K Annually
Senior level
124K-251K Annually
Senior level
Artificial Intelligence • Cloud • Information Technology • Consulting
Leads mechanical design, structural FEA, analysis, testing, and qualification of complex networking systems from concept through production. Responsibilities include chassis and fixture design, simulation-to-test correlation, dynamic testing, tolerance analysis, root-cause investigations, manufacturing support, and corrective action implementation. The role collaborates with ASIC, hardware, manufacturing, suppliers, and cross-functional engineering teams while ensuring structural integrity, reliability, manufacturability, and regulatory compliance.
Top Skills: 3D-Scanning MetrologyAccelerometersAnsys WorkbenchAstm D4169CadEcad-Mcad IntegrationEmcEmiEpdmFeaGd&TGr-63HaltIdf WorkflowsIpc-9704Ls-DynaMdvtNebsSolidworksStrain Gauges
A Minute Ago
In-Office or Remote
Colorado, USA
125K-294K Annually
Mid level
125K-294K Annually
Mid level
Artificial Intelligence • Cloud • Information Technology • Consulting
Designs and presents HPE compute solutions for customer workloads, including configurations, bills of materials, validations, RFP responses, demonstrations, proofs of concept, and benchmarks. The role translates business and technical requirements into scalable architectures, supports sales pipelines and forecasts, collaborates with account teams and partners, and remains engaged through implementation handoff. It also develops customer relationships, identifies expansion opportunities, maintains certifications, and shares technical knowledge.
Top Skills: Ai-Capable ServersCrm SystemsHpe EdgelineHpe ProliantHpe Synergy

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account