Neuralink Logo

Neuralink

Hardware/ Software Co-Design Engineer

Reposted 22 Days Ago
Be an Early Applicant
In-Office
South San Francisco, CA, USA
151K-261K Annually
Mid level
In-Office
South San Francisco, CA, USA
151K-261K Annually
Mid level
Design and implement micro-architecture and RTL for low-power DSPs and hardware accelerators, optimize hardware/software interfaces, model and profile energy/performance trade-offs, collaborate on silicon bring-up and verification, and develop emulation models and test environments.
The summary above was generated by AI

About Neuralink:

We are creating devices that enable a bi-directional interface with the brain. These devices allow us to restore movement to the paralyzed, restore sight to the blind, and revolutionize how humans interact with their digital world.

Team Description: 

The Brain Interfaces Soc Department delivers chip architecture and silicon implementation of neural recording and stimulation system-on-chip (SoC) for high-bandwidth brain-machine interface applications. We have crafted a team of exceptional engineers whose mission is to push the frontiers of what is possible today and define the future. 

Job Description & Responsibilities: 

Our Hardware/ Software Co-Design Engineer will be responsible for delivering micro-architecture and register-transfer level (RTL) implementation of digital IPs and systems with a focus in high-throughput low-power digital signal processor (DSP) and general-purpose hardware accelerators towards realizing state-of-the-art brain-computer interfaces. Relevant product development experience in micro-architecture design for low-power processors, on-chip bus and network interfaces, audio/video compression processors, AI/ML accelerators, and communication PHY/MAC will be preferred.

  • Micro-architecture design and RTL implementation of: 
    • Low-power digital signal processors
    • Low-power general-purpose hardware accelerators
    • Low-power graphics processing units
    • Low-power radio MAC/PHY
    • Low-power serial link MAC/PHY
  • Design and optimization of hardware/software interface with firmware engineers
  • Application-specific architecture optimization including:
    • Complex system modeling for energy and performance benchmarks
    • Workload analysis and modeling
    • Energy/performance profiling and analysis
    • Leveraging architecture-level design trade-offs with process technology and workload type
    • Balancing cost and performance under manufacturing process variation 
  • Collaboration on silicon bring-up tests with verification engineers 

Required Qualifications:

  • Bachelor of Science (B.S.) degree in Electrical Engineering and/or Computer Science or a related field, or equivalent experience
  • Evidence of exceptional ability in electrical engineering, computer science, or computer engineering
  • Experience designing and implementing embedded software in C or Rust
  • Expertise in SystemVerilog, C/C++, Python
  • Experience designing and implementing  emulation models, transactors, and test environments to replicate hardware behavior
  • Experience working on complex digital systems from architecture, microarchitecture, and RTL, using industry standard tools
  • Experience in designing digital signal processing pipelines, from algorithm to RTL

Preferred Qualifications: 

  • Experience in architecture optimization with process technology customization
  • Experience in the verification of complex digital systems, using industry standard tools
  • Experience in the physical design of complex digital systems, using industry standard tools
  • Experience testing and debugging digital system-on-a-chips
  • Functional modeling experience and logic verification with SystemVerilog, SystemC/C++
  • Experience automating tool flows
  • Experience in processor instruction set architecture design
  • Experience in compiler back-end design and customization

Expected Compensation:

The anticipated base salary for this position is expected to be within the following range. Your actual base pay will be determined by your job-related skills, experience, and relevant education or training. We also believe in aligning our employees’ success with the company's long-term growth. As such, in addition to base salary, Neuralink offers equity compensation (in the form of Restricted Stock Units (RSU)) for all full-time employees.

Base Salary Range:
$151,000$261,000 USD

What We Offer:

Full-time employees are eligible for the following benefits listed below.

  • An opportunity to change the world and work with some of the smartest and most talented experts from different fields
  • Growth potential; we rapidly advance team members who have an outsized impact
  • Excellent medical, dental, and vision insurance through a PPO plan
  • Paid holidays
  • Commuter benefits
  • Meals provided
  • Equity (RSUs) *Temporary Employees & Interns excluded
  • 401(k) plan *Interns initially excluded until they work 1,000 hours
  • Parental leave *Temporary Employees & Interns excluded
  • Flexible time off *Temporary Employees & Interns excluded
HQ

Neuralink Fremont, California, USA Office

Fremont, CA, United States

Similar Jobs

49 Minutes Ago
Hybrid
50K-78K Annually
Entry level
50K-78K Annually
Entry level
Artificial Intelligence • Fintech • Insurance • Marketing Tech • Software • Analytics
Under supervision, investigates workers compensation claims, gathers facts, evaluates compensability and liability, estimates losses, confirms coverage, negotiates settlements, maintains claim files, and manages assigned claim inventories. The role includes comprehensive training, mentoring, customer service, compliance with state requirements, and occasional travel to Plano, Texas for training.
An Hour Ago
In-Office or Remote
112K-175K Annually
Senior level
112K-175K Annually
Senior level
Cloud • Information Technology • Productivity • Security • Software • App development • Automation
Manage and grow a portfolio of enterprise customers to drive retention and expansion. Build executive relationships, lead renewals and cross-sell/up-sell motions, collaborate on account planning, forecast revenue, and communicate product value to maximize customer lifetime value.
Top Skills: ClariSalesforceTableau
Yesterday
Hybrid
Entry level
Entry level
Cloud • Information Technology • Security • Software • Cybersecurity
Oversee rack integration operations by validating BOMs, resolving hardware specifications, coordinating contract manufacturers, managing materials and logistics, tracking partner SLAs and quality metrics, and maintaining program visibility in Jira. The role also develops lightweight AI- and LLM-enabled automations, analyzes build and spend data, and collaborates across engineering, procurement, supply chain, and external hardware partners.
Top Skills: Ai ToolsEnterprise CablingFirmwareGoogle Apps ScriptJIRALlmsNetwork SwitchesPythonRpdusServer Hardware

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account