Broadcom Logo

Broadcom

IC Package Design / Development

Reposted 4 Days Ago
Be an Early Applicant
In-Office
San Jose, CA, USA
108K-192K Annually
Senior level
In-Office
San Jose, CA, USA
108K-192K Annually
Senior level
The IC Packaging Engineer will develop and optimize advanced packaging solutions, collaborating with various teams to ensure design meets performance targets and drive NPI through high-volume manufacturing.
The summary above was generated by AI

Please Note:

1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)

2. If you already have a Candidate Account, please Sign-In before you apply.

Job Description:

IC Package Design / Development

Role Overview

We are seeking an experienced IC Packaging Engineer to drive next-generation package architecture, design, and productization using advanced node silicon (7nm, 5nm, 3nm and beyond). This role partners closely with chip design, system design, SI/PI, thermal, and manufacturing teams to define and deliver industry-leading package solutions. The ideal candidate has deep technical expertise in substrate design, floor-planning, bump architecture, advanced materials, and HVM execution.

Key Responsibilities

Package Architecture, Co-Design & Optimization

  • Collaborate with chip design and analog/digital IP/PHY teams (224G/112G SerDes, PCIe Gen 6/7, ADC/DAC, etc.) to optimize chip floorplan, die bump patterns, and IO architecture for advanced node products.

  • Co-optimize package stack-up, layer count, escape routing, BGA pattern, and power integrity architecture aligned to system and manufacturing requirements.

  • Interpret SI/PI parameters (RL, IL, NEXT/FEXT, etc.) to drive signal integrity optimization.

Package Design & Integration

  • Work with IC design, system engineering, SI/PI, and thermal teams to perform BGA substrate design using Cadence APD or equivalent tools.

  • Ensure package designs meet SI/PI, mechanical, high-power thermal and reliability targets.

  • Define and refine assembly BOM, process flows, and design rules for advanced packaging technologies.

  • Define POR for new silicon nodes including bump metallization, geometry, and process requirements.

  • Drive implementation, optimization, and HVM qualification of new package / assembly technologies.

Program Management & Cross-Functional Execution

  • Own packaging deliverables from concept through substrate design, development, qualification, and high-volume manufacturing.

  • Lead interactions with assembly, substrate, and manufacturing partners for NPI bring-up and production ramp.

  • Provide sustaining support during HVM, including multi-source enablement.

  • Work closely with QA, product/test engineering, and customer teams to diagnose and resolve quality, reliability, or manufacturing issues.

Required Qualifications

  • Bachelors and 8+ years or Masters degree and 6+ years or PhD and 3+ years of related experience;

  • BS/MS/PhD in Electrical Engineering (Preferred), Mechanical Engineering, Materials Science, or related field.

  • Extensive hands-on experience in advanced IC packaging for advanced silicon nodes.

  • Expertise in substrate design, SI/PI principles, thermal management, and high-speed IO packaging.

  • Strong understanding of high layer count, large body, flip chip BGA packaging technology

  • Proficiency in Cadence Allegro APD/SIP or comparable packaging design tools.

  • Experience working with global OSATs and substrate suppliers.

  • Proven ability to drive NPI through HVM with strong cross-functional leadership.

  • Excellent communication, documentation, and customer-facing skills.

Additional Job Description:

Compensation and Benefits

The annual base salary range for this position is $108,000 - $192,000

This position is also eligible for a discretionary annual bonus in accordance with relevant plan documents, and equity in accordance with equity plan documents and equity award agreements.

Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence.

Broadcom is proud to be an equal opportunity employer.  We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law.  We will also consider qualified applicants with arrest and conviction records consistent with local law.

If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.

HQ

Broadcom San Jose, California, USA Office

1320 Ridder Park Drive, San Jose, CA, United States, 95131

Similar Jobs

An Hour Ago
In-Office
146K-297K Annually
Senior level
146K-297K Annually
Senior level
Artificial Intelligence • Hardware • Information Technology • Machine Learning
Perform SI/PI analysis and modeling for HBM interposers, packages, and silicon channels. Conduct frequency- and time-domain channel characterization, mask-based timing and SPICE simulations, PDN/impedance and transient analysis, electromagnetic extraction, and automate sign-off flows with EDA vendors to ensure HBM interface reliability and product sign-off.
Top Skills: Ansys HfssAnsys SiwaveCadence PowerdcCadence PowersiCowosDdrEmibHbmInterposerKeysight AdsPciePdnSerdesSpiceSynopsys HspiceTsvUcie
An Hour Ago
In-Office
San Jose, CA, USA
83K-170K Annually
Senior level
83K-170K Annually
Senior level
Artificial Intelligence • Hardware • Information Technology • Machine Learning
The Staff Engineer will design, simulate, optimize, and verify NAND Flash circuits while collaborating on architecture evaluation and analysis for performance and reliability.
Top Skills: C++CadenceCmosHspicePerlPythonVerilog
An Hour Ago
In-Office
San Jose, CA, USA
Expert/Leader
Expert/Leader
Artificial Intelligence • Hardware • Information Technology • Machine Learning
Lead early technical engagement with strategic customers to translate workload requirements into end-to-end Micron memory and storage solution architectures, influence platform decisions ahead of revenue, secure design wins, support value selling, and collaborate cross-functionally to hand off designs into deployment.
Top Skills: AICloudComputeData-Center SystemsHpcMemoryNetworkingSoftware StacksStorage

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account