Intern - Characterization and Support

This is an on-site internship role in San Jose, California, within the Cadence DDR IP group for a Post-Silicon Validation Engineering Intern. 
Responsible for validating both system-level and electrical performance of internal silicon test chips. 
The role includes debugging silicon issues in close collaboration with analog and digital design teams, and delivering high-quality characterization reports. 
The intern will work cross-functionally to ensure product functionality, reliability, and successful deployment.
The candidate is expected to be strongly motivated by the prospect of driving system and electrical testing efforts for identifying silicon issues and being involved in debug efforts for the same.
Very good fundamentals in analog and digital electronics, RTL, Signal integrity, control systems
Strong analytical and problem-solving skills
The role is open for candidates with Bachelor's or master’s degree in electrical engineering with 0-2 years of relevant work experience
Excellent written and verbal communication skills
Ability to work collaboratively in a team environment
Prior experience in the hardware semiconductor or electronics industry is a plus
Experience with script-based test automation in Python, C or other scripting tools is a plus