Ericsson branded header with the slogan "A place for you. #TeamEricsson"
Ericsson Logo

Ericsson

IP Architect

Posted 6 Hours Ago
Be an Early Applicant
In-Office
Lund
Senior level
In-Office
Lund
Senior level
Lead SoC IP architecture and roadmap for ASIC IP blocks, driving requirement breakdown, systemization, and technical direction. Support design, verification, and validation, improve design methodologies, and produce high-quality technical documentation while collaborating with cross-functional teams.
The summary above was generated by AI
Join our Team
ASIC IP Architect - Career Growth Opportunity for Experienced ASIC Designers
We are looking for a new member to join our Digital Development Team within the ASIC organisation in Lund, Sweden. As an ASIC IP Architect, you will play a key role in shaping our System-on-Chip (SoC) IP portfolio. You will take the architecture requirements and build a roadmap for critical IPs, and help define the direction for next-generation devices.
You will lead a team working on key SoC-specific IP designs, focusing on requirements and architectural decisions. The role includes responsibility for the long-term evolution of selected IPs and sub-systems, with a roadmap horizon of 2-3 years. In close collaboration with ASIC System Architects and cross-functional teams, you will drive requirement breakdown, systemisation, and technical direction. You will also support design, verification, and validation throughout the development lifecycle.
This role suits experienced ASIC designers who want to expand into architecture and technical leadership while staying hands-on with technology. You will have strong influence on long-term decisions and help shape future SoC solutions.
We are looking for someone with strong digital ASIC design experience, combined with leadership, collaboration, and communication skills. You should be comfortable working in a fast-paced Agile environment with close team interaction. If you enjoy solving complex system-level challenges and want to help define next-generation SoC IP, we encourage you to apply.
What you will do
• Act as one of the IP Architects within the SoC-specific IP Program, covering IPs owned by multiple cross-functional teams. • Serve as the primary interface towards ASIC System Architects and drive requirement breakdown and systemization. • Own and define requirements, architecture, and roadmap for IP blocks and subsystems. • Support development teams throughout design, verification, and validation phases. • Drive continuous improvements in design methodologies, workflows, and engineering practices. • Create and maintain high-quality technical documentation.
Skills you bring
• MSc or PhD in Electronic Engineering or equivalent. • 8+ years of experience in ASIC IP design and/or verification. • Strong expertise in Digital ASIC Design. • Good understanding of ARM processors and AMBA-based systems. • Knowledge of UVM verification methodology. • Proven ability to collaborate successfully across teams and geographical sites. • Strong focus on quality and engineering excellence.
Preferred Qualifications
• Experience with clock/reset controllers and ASIC clocking architectures. • Experience with low-speed interface IPs such as I3C, SPI, and QSPI. • Familiarity with ARM CoreSight architectures. • Experience with requirements management tools such as DOORS or Jama. • Experience working in Agile development environments.
Who You Are
You are a collaborative and structured engineer who enjoys working across organizational boundaries to solve complex technical challenges. You communicate effectively, share knowledge openly, and are motivated by delivering high-quality solutions. With strong analytical skills and a continuous-improvement mindset, you are ready to take the next step in your career and help shape the architectural direction of future ASIC platforms.
What happens once you apply? Click Here to find all you need to know about what our typical hiring process looks like.We encourage you to consider applying to jobs where you might not meet all the criteria. We recognize that we all have transferrable skills, and we can support you with the skills that you need to develop.Encouraging a diverse and inclusive organization is core to our values at Ericsson, that's why we champion it in everything we do. We truly believe that by collaborating with people with different experiences we drive innovation, which is essential for our future growth. We encourage people from all backgrounds to apply and realize their full potential as part of our Ericsson team. Ericsson is proud to be an Equal Opportunity Employer. learn more.
Primary country and city; Sweden; || Lund
Hiring Manager: Tomas Johansson B

Ericsson Santa Clara, California, USA Office

Ericsson Santa Clara D-15 Innovation Center Office

Heart of Silicon Valley with leading tech companies nearby. Close to cafes, gyms and major highways, plus short commutes to San Jose, Mountain View and Palo Alto.

Similar Jobs at Ericsson

6 Hours Ago
In-Office
130K-170K Annually
Mid level
130K-170K Annually
Mid level
Cloud • Information Technology • Internet of Things • Machine Learning • Software • Cybersecurity • Infrastructure as a Service (IaaS)
Design, develop and systemize AI/ML-enabled RAN functions for 5G/NR networks. Build and optimize ML models for real-time, resource-constrained telecom platforms, integrate prototypes into production RAN software, design experiments and validation strategies, and improve network performance through data-driven solutions and lifecycle best practices.
Top Skills: 5G NrC++Ci/CdFpgaGpuMlopsModel CompressionNpuPruningPythonPyTorchQuantizationRanReinforcement LearningTensorFlow
6 Hours Ago
In-Office
Senior level
Senior level
Cloud • Information Technology • Internet of Things • Machine Learning • Software • Cybersecurity • Infrastructure as a Service (IaaS)
Lead verification of ASIC IPs and SoC subsystems using UVM and SystemVerilog. Define verification strategy and plans, develop and debug testcases, implement UVM environments, perform formal verification, collaborate cross-team, improve methodologies, and produce verification documentation.
Top Skills: AgileAsicFormal VerificationIp VerificationLow-Power Design VerificationSocSystemverilogSystemverilog Assertions (Sva)Uvm
6 Hours Ago
In-Office
Senior level
Senior level
Cloud • Information Technology • Internet of Things • Machine Learning • Software • Cybersecurity • Infrastructure as a Service (IaaS)
Senior ASIC IP Developer responsible for requirement analysis, system and architecture design, hardware and software design, integration, verification, tools design, and product documentation. Perform SDI3 solution design, upgrades, and integration using CEE10 Design DGS and GDCE. Apply public cloud knowledge (GCP, AWS, Azure, AWS Outpost), mentor teammates, and drive innovation and collaboration.
Top Skills: AWSAws OutpostAzureCee10 Design DgsGdceGoogle GcpSdi3

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account