Cadence Design Systems Logo

Cadence Design Systems

Lead Design Engineer

Posted 12 Days Ago
Be an Early Applicant
In-Office
San Jose, CA, USA
115K-213K Annually
Mid level
In-Office
San Jose, CA, USA
115K-213K Annually
Mid level
Lead electrical validation for DDR interfaces, design testing strategies, analyze data, resolve issues, and provide customer support. Automate processes using Python.
The summary above was generated by AI
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

Job Description:

  • Lead cutting-edge electrical and functional validation for next-generation DDR interfaces such as DDR5, LPDDR5, LPDDR6, HBM4 and GDDR7.
  • Design and execute innovative testing strategies to accelerate post-silicon bring-up.
  • Transform raw data into actionable insights through advanced analysis and visualization.
  • Resolve complex issues by driving JIRA-based debug workflows and collaborating across teams.
  • Deliver high-impact characterization reports that influence product decisions and customer success.
  • Automate using Python for validation, data processing, and reporting.
  • Be the go-to expert for customer DDR IP challenges, ensuring rapid debug and world-class technical support.

Experience:

M. Tech + 4 years’ experience or B. Tech with 6 years’ experience.

The annual salary range for California is $114,800 to $213,200. You may also be eligible to receive incentive compensation: bonus, equity, and benefits. Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure. Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location. Our benefits programs include: paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more.

We’re doing work that matters. Help us solve what others can’t.
HQ

Cadence Design Systems San Jose, California, USA Office

2655 Seely Avenue, San Jose, CA, United States, 95134

Similar Jobs

15 Days Ago
In-Office
Santa Clara, CA, USA
175K-261K Annually
Senior level
175K-261K Annually
Senior level
Artificial Intelligence • Automotive • Semiconductor
The Lead Analog Design Engineer will design sophisticated wireline transceivers and circuits for data center connectivity, collaborating with global teams and leading architectural investigations, implementations, and verifications of key analog systems.
Top Skills: Deep Sub-Micron Cmos TechnologiesMatlabSpectreSpice
16 Days Ago
In-Office
San Jose, CA, USA
147K-195K Annually
Senior level
147K-195K Annually
Senior level
Big Data • Information Technology
Responsible for the full lifecycle of verification of complex ASICs, including planning, writing tests, debugging, coverage collection, and working with teams to execute test plans on emulation platforms.
Top Skills: CC++PerlPythonSystem Verilog
19 Days Ago
In-Office
San Jose, CA, USA
206K-410K Annually
Senior level
206K-410K Annually
Senior level
Artificial Intelligence • Hardware • Information Technology • Machine Learning
Lead digital architecture and integration for advanced PHY prototypes, ensuring full chip ownership from definition to tape-out, leveraging expertise in RTL and SystemVerilog.
Top Skills: DcGenusPrimetimeRtlSystemverilogTempus

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account