Baidu Logo

Baidu

Low Power SoC Hardware Architect

Reposted 2 Months Ago
Be an Early Applicant
In-Office
Sunnyvale, CA, USA
Mid level
In-Office
Sunnyvale, CA, USA
Mid level
As a Low Power SoC Architect, design lower power subsystems for AI engines, collaborating on power efficiency and architecture definition.
The summary above was generated by AI

Do you want to be part of the AI revolution? Do you want to think out of the box, thriving on challenges in AI industry and have the desire to solve them? Do you want to work with a world-class team to explore the fast-growing AI hardware opportunities and impact on AI industry?

We’re looking forward to you joining us to collaborate, contribute, and revolutionize AI silicon and system.

Description

As a Low Power SoC Architect, you will have the opportunity to independently design and define the lower power subsystem and improve the power efficiency of AI engine, in both data center and edge SoC. You will collaborate with experienced designers, RTL engineers, system and software team, to explore feasibility of ideas, proof of concept and power performance improvement.

Qualifications

  • Experience and knowledge of lower power soc architecture and deep expertise in lower power subsystem, power efficient design.
  • Lead and drive lower power & most efficient BW to power SoC design, including arch features, RTL changes for low power design, topologies with floorplan/layout and other design aspects
  • Work with IPs architects to drive low power design, methodologies, techniques, and features.
  • Drive SoC level power convergence by using existing modeling tools and techniques, and developing new state of the art tools, flows, and methodologies.
  • Experience and proof of track in power optimization: perf@watt and perf/sq.mm modeling or analysis, is a plus
  • Good teamwork with communications and support to solve all levels of architecture definition from micro-architecture to system level to software architecture.
  • Proficiency in C/C++ and scripting languages such as Perl or Python.
  • Self-driven and leadership skills.
  • Knowledge or experience in automotive industry is a plus.
  • MS or PhD in Electrical or Computer Engineering.
  • Excellent communication skills in both English and Chinese.

Culture Fit:

  • Mission alignment: If you want to be part of a team to accomplish this great mission, we will provide you the best possible platform to do that.
  • Self-directed: We work best with people that are driven, motivated, and aspire to greatness.
  • Hungry to learn: We are eager to see you learn new skills and grow.
  • Team orientation: We work in small, fast-moving teams. We watch out for each other and go after big goals together as a team.

#LI-DNI


HQ

Baidu Sunnyvale, California, USA Office

1195 Bordeaux Drive, Sunnyvale, CA, United States

Baidu Cupertino, California, USA Office

Cupertino, United States

Baidu San Jose, California, USA Office

San Jose, United States

Similar Jobs

35 Minutes Ago
In-Office
San Jose, CA, USA
104K-221K Annually
Senior level
104K-221K Annually
Senior level
Artificial Intelligence • Hardware • Information Technology • Machine Learning
Develop and maintain physical verification tools, flows, and methodologies for semiconductor memory products. Create, debug, qualify, and release Calibre DRC/LVS rule decks using SVRF; translate design rules into verification checks; and establish testing and regression strategies. Partner with cross-functional teams on signoff and issue resolution, provide training and production support, evaluate EDA technologies, automate verification workflows, and lead technical projects and roadmap initiatives.
Top Skills: Ai/MlAutomated TestingCC++Cadence VirtuosoCmosDrcErcLarge Language ModelsLinuxLvsNmdrcNmlvsPercPerlPythonRelease ManagementResults Viewing EnvironmentShell ScriptingSiemens CalibreSkillSource ControlSvrfTclUnixVlsi
35 Minutes Ago
In-Office
San Jose, CA, USA
104K-221K Annually
Senior level
104K-221K Annually
Senior level
Artificial Intelligence • Hardware • Information Technology • Machine Learning
Develop and support CAD software, EDA tools, design flows, and methodologies for CMOS design and verification. Create P-cells, scripts, and automation for physical design, optimization, verification, and tapeout. Debug commercial and in-house tools, support PDK-aligned layout methodologies, collaborate with design and process teams, and provide documentation, training, and user support.
Top Skills: CadenceCmosDatabasesEda ToolsLinuxPdkPerlPythonShell ScriptingSkill/Skill++UnixVersion Control
35 Minutes Ago
In-Office
San Jose, CA, USA
183K-319K Annually
Expert/Leader
183K-319K Annually
Expert/Leader
Artificial Intelligence • Hardware • Information Technology • Machine Learning
Lead a global sales strategy and planning function to align account planning, market intelligence, and commercial planning with business unit goals. Drive annual and long-range sales planning, institutionalize strategic account planning, translate customer and market signals into actionable guidance, implement planning governance and metrics, and lead AI-driven commercial transformations while influencing senior executives and cross-functional partners.
Top Skills: Artificial Intelligence

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account