Baya Systems Logo

Baya Systems

Manager/Director of Hardware Engineering

Reposted One Month Ago
Be an Early Applicant
In-Office
Santa Clara, CA, USA
Senior level
In-Office
Santa Clara, CA, USA
Senior level
Lead and grow a team of RTL microarchitects and DV engineers to deliver high-speed interconnect IP from microarchitecture through RTL and tape-out. Drive verification (UVM/OVM, formal, coverage), cross-functional PPA tradeoffs, and engineering processes to ensure first-pass silicon success.
The summary above was generated by AI

Baya Systems is inspired by the baya bird, also known as the weaver. Baya birds weave very unique and intricate hanging nests from different materials. The nests are robust and safe while being extremely lightweight and efficient.

Baya is a fast-moving Series B startup built by serial entrepreneurs with a vision to accelerate intelligent computing in the emerging chiplet era.  We focus on software-driven, unified fabric solutions for single-die and multi-die systems. We design and license disruptive intellectual property for use in semiconductor chips, with software development platforms to simplify the design process and reduce the time to market for complex System-on-Chip (SoC) and multi-chiplet systems. This enables our partners to innovate and deliver compelling solutions for data center, infrastructure, AI, Automotive, and Edge IoT markets. We are looking for energetic and dedicated individuals share our passion for enabling innovation and excellence in the semiconductor industry that empowers game-changing products and services!

Manager/Director of Hardware Engineering

Santa Clara, CA (Onsite only)

Reports to: VP of Hardware Engineering


Role Overview

As a Hardware Engineering Manager, you will lead a talented, first-level team of RTL Microarchitects and Design Verification (DV) Engineers. Operating in a fast-paced IP interconnect startup environment, you will own the end-to-end execution of high-speed interconnect IP blocks. You will ensure first-pass silicon success by driving microarchitecture, RTL design, and rigorous verification methodologies.

What You’ll Do

  • Team Leadership: Directly manage, mentor, and grow a team of 8-12 RTL and DV engineers.
  • Execution & Delivery: Drive the development of high-speed interconnect IP from microarchitecture specifications to RTL implementation and tape-out.
  • Verification Excellence: Oversee the development of robust, coverage-driven verification test plans, UVM/OVM environments, and emulation platforms.
  • Cross-Functional Collaboration: Work closely with architecture, physical design, and system teams to balance power, performance, area (PPA), and timing requirements.
  • Process Optimization: Define and establish engineering metrics, standard methodologies, and agile project management tools to meet strict tape-out milestones.

Requirements & Qualifications

  • Education: B.S. or M.S. in Electrical Engineering, Computer Engineering, or a related field.
  • Experience: 8+ years of industry experience in ASIC/IP development, with at least 2-3 years in a technical leadership or management role.
  • Technical Domain: Strong background in high-speed protocols (e.g., PCIe, UCIe, CXL, Ethernet, or advanced SerDes).
  • Design Skills: Proficiency in SystemVerilog, Verilog, and industry-standard EDA simulation/synthesis flows.
  • Verification Skills: Deep understanding of modern verification methodologies (UVM/OVM), constrained random testing, formal verification, and coverage analysis.
  • Startup Mindset: Highly adaptable, proactive problem-solver with a proven track record of delivering results in a dynamic, fast-moving environment.

 

Compensation:

  • Salary commensurate with experience
  • Performance incentives
  • Comprehensive medical, dental, and vision benefits
  • 401(k) retirement plan
  • Equity

HQ

Baya Systems Santa Clara, California, USA Office

2550 Great America Way, 150, Santa Clara, California, United States, 95054

Similar Jobs

54 Minutes Ago
In-Office
San Jose, CA, USA
202K-344K Annually
Senior level
202K-344K Annually
Senior level
Artificial Intelligence • Hardware • Information Technology • Machine Learning
The role involves architecting high-performance semiconductor memory test equipment, driving strategic development, collaborating across teams, mentoring, and influencing technical decisions to enhance testing infrastructure.
Top Skills: CadComputer EngineeringElectrical EngineeringEthernetLinuxNvmePciePythonSimulationSsd Testing Methodologies
56 Minutes Ago
In-Office
San Jose, CA, USA
119K-320K Annually
Expert/Leader
119K-320K Annually
Expert/Leader
Artificial Intelligence • Hardware • Information Technology • Machine Learning
Leads advanced signal integrity pathfinding for high-speed memory and die-to-die interfaces. Owns interconnect modeling, electromagnetic field-solver analysis, substrate and packaging evaluation, channel and I/O co-optimization, design-rule development, link budgeting, and simulation-to-silicon correlation. Collaborates across circuit, chip, packaging, and systems teams while documenting modeling methodologies, analysis reports, and design specifications.
Top Skills: AdsElectromagnetic Field SolversHfssHspiceOscilloscopesQ3DSignal Integrity SimulationSiwaveSpectreTdrTransmission Line AnalysisVna
An Hour Ago
Hybrid
Santa Clara, CA, USA
127K-222K Annually
Senior level
127K-222K Annually
Senior level
Artificial Intelligence • Cloud • HR Tech • Information Technology • Productivity • Software • Automation
Leads global employee communications, cultural moments, engagement campaigns, and company events. Develops narratives around business priorities, AI initiatives, product launches, sustainability, and employee belonging. Owns programs from strategy through execution, partners across Communications, Marketing, Product, ESG, and other teams, supports live events, and measures engagement to improve outcomes. Creates compelling content and experiences for a global workforce while experimenting with new channels and technologies.
Top Skills: Artificial IntelligenceEmerging TechnologyServicenow Ai Platform

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account