Intel Logo

Intel

Memory Circuit Design Engineer

Posted 21 Days Ago
Be an Early Applicant
In-Office
Austin, TX
191K-269K Annually
Senior level
In-Office
Austin, TX
191K-269K Annually
Senior level
Design and develop custom SRAMs and digital circuits for Intel CPUs. Optimize memory performance and work with domain experts on innovative technologies.
The summary above was generated by AI
Job Details:

Job Description: 

The CPU Circuit Technology team is looking for a highly motivated and experienced individual to join our team as a Memory Circuit Design Engineer. In this role, you will be responsible for designing, developing, and building full-custom as well as compiler-based SRAMs, Large Signal Arrays (custom multi-ported register file), ROMs, custom memories, digital circuits and Caches for Intel CPUs and SOCs. You will be partnering with and leveraging domain experts across various areas of technology development to develop and deliver high-quality industry-leading memory technology collaterals and to drive circuit innovations that enable next generation high-performance, high-density, low-power embedded memory designs on advanced CMOS process technologies for Intel CPU and SOCs.

This will be a fast-paced dynamic environment where you will work in the high performance, low power CPU design team on a wide spectrum of circuit activities including, but may not be limited to:

• Technical readiness, memory circuit design, characterization and simulations.

• Cache design, critical path simulations and design custom blocks.

• Memory path-finding activities and power, performance and area (PPA) optimization.

• Memory bit-cell and complex periphery IC design and automation.

• Memory array/IP design, memory circuit innovation.

• Methodology definition tasks as well as executing to project schedules.

Qualifications:

You must possess the below minimum qualifications to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates. Requirements listed would be obtained through a combination of industry relevant job experience, internship experiences and or schoolwork/classes/research.

Minimum Qualifications:

  • Bachelor's degree with 8+ years of experience; or master's degree with 6+ years of experience; or PhD with 4+ years of experience in in Electrical Engineering, Computer Engineering, Computer Science or a STEM-related field
  • 3+ years of experience  in CMOS circuit design, digital logic optimizations, and circuit trade-offs for power, performance, and area.
  • 3+ years of expertise in SRAM and Cache design. 

Preferred Qualifications:

  • Experience in low-power implementation techniques and memory design.
  • Familiarity with circuit and layout trade-offs for optimized design.
  • Knowledge of EBB design tools, flows and methodologies, and signal integrity analysis.
  • Strong analytical and problem-solving skills, with the ability to prioritize tasks and work in dynamic environments.

Help shape the future of technology and join a team that's driving innovation at the forefront of CPU design. Apply now to make a meaningful impact at Intel.

          

Job Type:Experienced Hire

Shift:Shift 1 (United States of America)

Primary Location: US, Texas, Austin

Additional Locations:

Business group:Intel makes possible the most amazing experiences of the future. You may know us for our processors. But we do so much more. Intel invents at the boundaries of technology to make amazing experiences possible for business and society, and for every person on Earth. Harnessing the capability of the cloud, the ubiquity of the Internet of Things, the latest advances in memory and programmable solutions, and the promise of always-on 5G connectivity, Intel is disrupting industries and solving global challenges. Leading on policy, diversity, inclusion, education and sustainability, we create value for our stockholders, customers, and society.

Posting Statement:All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.Position of TrustN/ABenefits

We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel.



Annual Salary Range for jobs which could be performed in the US: $190,610.00-269,100.00 USD

The range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.

Work Model for this Role

This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change.

*

ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.
HQ

Intel Santa Clara, California, USA Office

Robert Noyce Building, Santa Clara, CA, United States, 95052

Intel Santa Clara, California, USA Office

2200 Mission College Blvd. , Santa Clara, CA, United States, 95054

Similar Jobs

2 Days Ago
In-Office
Santa Clara, CA, USA
122K-232K Annually
Mid level
122K-232K Annually
Mid level
Artificial Intelligence • Cloud • Information Technology • Software
Design and optimize advanced embedded memory IP (SRAM, register files, ROM) for Intel CMOS processes. Perform memory pathfinding, PPA optimization, custom circuit design, layout and automation, pre-silicon verification and post-silicon validation/debug to enable yield and product ramp. Collaborate with domain experts, EDA vendors, and product teams to deliver memory collaterals and test chips.
Top Skills: CmosCmos Asic Design FlowDesign Technology Co-Optimization (Dtco)Eda ToolsIc Layout AutomationMemory Bit-Cell LayoutPost-Si ValidationPre-Si VerificationRegister FilesRomSram
An Hour Ago
In-Office
Mid level
Mid level
Cloud • Information Technology • Internet of Things • Machine Learning • Software • Cybersecurity • Infrastructure as a Service (IaaS)
Oversee product and process quality for SMA production: perform process assessments, guide inspection teams, develop DFMEA/PFMEA and control plans, drive corrective actions, set equipment acceptance criteria, report quality metrics, and collaborate with engineering to meet yield KPIs.
Top Skills: 5 Whys8DControl PlansDfmeaFmeaGage R&RLeanPfmeaPoka-YokeSix SigmaSpcSQL
An Hour Ago
In-Office
Senior level
Senior level
Cloud • Information Technology • Internet of Things • Machine Learning • Software • Cybersecurity • Infrastructure as a Service (IaaS)
Senior presales role to support Ericsson's BOS product portfolio across the Americas. Drive solution design, demos, RFP/RFI responses, value-based selling, and cross-functional alignment to win complex telecom product deals and accelerate deal velocity.
Top Skills: 5GAIAutomationBosBssCloud-NativeCore CommerceData & AnalyticsIotMonetizationOrchestrationOss

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account