Lumilens Logo

Lumilens

MMIC Design Engineer

Posted 16 Days Ago
Be an Early Applicant
In-Office
San Jose, CA, USA
Senior level
In-Office
San Jose, CA, USA
Senior level
Designs high-speed analog and MMIC circuits for photonic interconnects from architecture through tapeout and silicon validation. Responsibilities include schematic design, EM modeling, parasitic extraction, simulation, physical verification, reliability signoff, automation scripting, layout collaboration, and lab characterization. Requires advanced analog IC design expertise, high-frequency analysis, EDA proficiency, and experience with advanced process technologies.
The summary above was generated by AI

MMIC Design Engineer

ABOUT LUMILENS

At Lumilens we are building the critical photonics infrastructure that powers tomorrow’s AI supercomputing. From chip-to-chip optical interconnects to scalable photonic engines, Lumilens is unlocking a new era of computing faster, cooler, and massively more efficient.


We’re a well-funded startup backed by Mayfield and led by industry’s veterans who’ve built and scaled some of the most transformative technologies in the industry. This isn’t incremental innovation, it’s a ground-floor opportunity to rethink the optical layer from the silicon up. You’ll work alongside a team of world-class engineers solving some of the hardest challenges in optics, systems, and scale. Every line of code, every design decision, every breakthrough you help deliver will shape the infrastructure of tomorrow.

If you're looking for mission, momentum, and the chance to make an outsized impact jump on the rocket ship. We’re just getting started.

POSITION OVERVIEW

We are seeking an experienced MMIC Design Engineer to design and develop high-speed analog and monolithic microwave integrated circuits that power Lumilens’ next-generation photonic interconnects. This role will own circuit design from concept through tape out and silicon validation, covering DC-to-tens-of-GHz performance, EM modelling, parasitic extraction, and signoff on advanced process nodes. You will partner closely with photonics, layout, CAD, and test teams to deliver robust, high-performance silicon across multiple programs.

What You'll Do:

  • Design and develop high-speed analog and MMIC circuits, including amplifiers, drivers, TIAs, and related building blocks operating from DC to tens of GHz.

  • Own the full design cycle from architecture and schematic design through simulation, layout guidance, tape out, and silicon validation.

  • Perform EM modelling and simulation of passives, interconnects, and critical structures using Cadence EMX and related tools.

  • Run parasitic extraction, EM/IR, and reliability analysis using Quantus QRC and Voltus-XFi to ensure design robustness and signoff readiness.

  • Simulate and verify designs using Spectre and Synopsys HSPICE/PrimeSim across process, voltage, and temperature corners.

  • Partner with layout engineers to optimize floorplans and minimize parasitic and EM effects, and complete physical verification with Calibre.

  • Develop automation and scripts in Cadence SKILL, Perl, and Unix shell to streamline design, simulation, and verification workflows.

  • Collaborate with photonics, systems, and test teams to define specifications, support lab characterization, and correlate measurements to simulation.

What You'll Bring:

  • MS or PhD in Electrical Engineering or a related field.

  • 5+ years (MS) or 3+ years (PhD) of analog IC design experience, with high-speed or advanced process node experience. 10+ years of EDA experience for senior roles.

  • Proficiency in Cadence EMX, Virtuoso Studio, Spectre, Quantus QRC, Voltus-XFi/EMIR, Calibre, and Synopsys HSPICE/PrimeSim.

  • Strong understanding of DC-to-tens-of-GHz analog design, device physics, parasitics, EM effects, and high-frequency analysis.

  • Skill in Cadence SKILL, Perl, and Unix shell scripting for automation.

  • Excellent communication, teamwork, problem-solving, and multitasking abilities.

Nice-to-Haves:

  • Experience designing circuits for optical interconnects, such as laser and modulator drivers or TIAs.

  • Tapeout experience in advanced CMOS, SiGe BiCMOS, or similar high-frequency process technologies.

  • Hands-on lab experience with high-frequency measurement equipment such as VNAs, sampling oscilloscopes, and BERTs.

  • Familiarity with high-speed package and board co-design, including signal integrity and transmission line modelling.

  • Experience working with engineering teams across multiple international locations.

Why Join Us?

● Competitive salary commensurate with experience

● Comprehensive benefits package including health insurance

● Professional development opportunities and certification support

● Access to cutting-edge technology and cloud platforms

● Collaborative work environment with cross-functional teams

● Lumilens is an equal opportunity employer. All qualified applicants will receive consideration without regard to race, color, religion, gender, identity, orientation, veteran status, disability, or any other legally protected status.

HQ

Lumilens San Jose, California, USA Office

2570 N 1st St, San Jose, CA , United States, 95131

Similar Jobs

35 Minutes Ago
Easy Apply
Remote or Hybrid
United States
Easy Apply
230K-260K Annually
Entry level
230K-260K Annually
Entry level
Legal Tech • Software • Generative AI
Leads and scales the SDR organization, owning pipeline strategy, outbound prospecting, demand conversion, qualification, CRM operations, performance measurement, hiring, coaching, and cross-functional alignment. The role develops capacity plans, improves AE handoffs and conversion, establishes operating cadences, and builds scalable systems for hiring, onboarding, ramping, and leadership development while delivering qualified pipeline and revenue contribution.
Top Skills: Ai-Assisted WorkflowsConversation Intelligence SoftwareCRMDialing SoftwareHubspotSales Engagement Software
42 Minutes Ago
In-Office
Entry level
Entry level
Events • Food • Travel • Hospitality • Hotels & Resorts
Cleans and maintains assigned hotel guest rooms, including beds, bathrooms, dusting, vacuuming, deep cleaning, and replenishing linens and amenities. Stocks and transports housekeeping supplies, disposes of waste, and responds promptly and courteously to guest requests. Requires full availability for weekdays, weekends, and holidays, with prior housekeeping or hotel operations experience preferred.
Junior
Events • Food • Travel • Hospitality • Hotels & Resorts
Supervise and assist banquet housepersons with event setup, breakdown, cleaning, and space maintenance. Ensure banquet specifications are met, support smooth event execution, lead team coordination, interact positively with guests, and participate in department meetings. The role requires open availability for morning, evening, overnight, weekend, and holiday shifts.

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account