Etched Logo

Etched

PD Intern

Reposted Yesterday
Be an Early Applicant
In-Office
San Jose, CA, USA
Internship
In-Office
San Jose, CA, USA
Internship
As a Physical Design intern, you will assist in silicon design, improve iteration speed, develop design flows, and conduct final design checks.
The summary above was generated by AI

About Etched

Etched is building the world’s first AI inference system purpose-built for transformers - delivering over 10x higher performance and dramatically lower cost and latency than a B200. With Etched ASICs, you can build products that would be impossible with GPUs, like real-time video generation models and extremely deep & parallel chain-of-thought reasoning agents. Backed by hundreds of millions from top-tier investors and staffed by leading engineers, Etched is redefining the infrastructure layer for the fastest growing industry in history.

Job Summary

As a Physical Design intern for Etched, you will be responsible for realizing our front-end designs in silicon, helping Etched to improve iteration speed to final signoff. You will assist in developing and running Physical Design flows to synthesize blocks, automate final design checks, and advise RTL design decisions. We are looking for Fall '26, Spring '27, and Summer '27 interns.

You may be a good fit if you have

  • Progress towards a Bachelor’s, Master’s, or PhD degree in electrical engineering, computer engineering, or a related field.

  • Familiarity with high-speed digital logic

  • Exposure to ASIC or SoC design concepts

  • Familiarity with SystemVerilog, UVM, or Python

  • Familiarity with verification work and writing test benches

  • Familiarity with physical design flows and tooling

  • Are able to learn quickly about transformers and other aspects of modern artificial intelligence

Strong candidates may also have experience with

  • Familiarity with transformer models and machine learning

  • Familiarity with numerical representations and functions (RTL)

  • Familiarity with clocking and reset schemes (RTL/PD)

  • UVM or formal verification experience (DV)

  • ​Ability to program with Python or another scripting language

We encourage you to apply even if you do not believe you meet every single qualification.

Program details

  • 12-week paid internship

  • Generous housing support for those relocating

  • Daily lunch and dinner in our office

  • Based at our office in San Jose, CA

  • Direct mentorship from industry leaders and world-class engineers

  • Opportunity to work on one of the most important problems of our time

For any questions, contact [email protected]

How we’re different

Etched believes in the Bitter Lesson. We think most of the progress in the AI field has come from using more FLOPs to train and run models, and the best way to get more FLOPs is to build model-specific hardware. Larger and larger training runs encourage companies to consolidate around fewer model architectures, which creates a market for single-model ASICs.

We are a fully in-person team in San Jose (Santana Row), and greatly value engineering skills. We do not have boundaries between engineering and research, and we expect all of our technical staff to contribute to both as needed.

HQ

Etched Cupertino, California, USA Office

Cupertino, CA, United States

Similar Jobs

Yesterday
In-Office
Internship
Internship
Healthtech
The Pharmacist Intern provides pharmaceutical services, including medication preparation, monitoring patient profiles, and participating in departmental projects under supervision.
An Hour Ago
In-Office
86K-171K Annually
Mid level
86K-171K Annually
Mid level
Artificial Intelligence • Hardware • Information Technology • Machine Learning
The Design Engineer will develop new products, optimize design layouts, manage layout processes, and perform verification processes in analog circuit design.
Top Skills: Cadence Design EnvironmentModelingSimulationUnix
An Hour Ago
In-Office
San Jose, CA, USA
206K-360K Annually
Senior level
206K-360K Annually
Senior level
Artificial Intelligence • Hardware • Information Technology • Machine Learning
Lead end-to-end ASIC/SoC product development from specification through tape-out, silicon bring-up and production. Drive cross-functional alignment, schedule, quality, risk management, validation, lab debug, firmware/hardware co-debug, and manufacturing/productization while reporting to executives and managing multi-site programs.
Top Skills: 3Nm5Nm7NmAgentic AiAsicCadenceConfluenceDdrDvEda ToolsFirmwareJIRALab DebugMs ProjectNandPciePdRtlSerdesSilicon Bring-UpSocSynopsysTape-Out

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account