As a Principal Physical Design Engineer, you will lead ASIC development from RTL to GDSII, oversee design flow optimization, and ensure the delivery of high-performance products.
Join the leading chiplet startup! As an Eliyan Principal Physical Design Engineer, you will be working at a fast-paced early-stage startup creating technologies that fuel tomorrow’s chiplet based systems with best-in-class power, area, manufacturability, and design flexibility. You will drive the development of cutting-edge ASICs from RTL to GDSII. You will work with a cross-functional team of industry experts that operate from first principles, innovate, and push the envelope to create high-volume and high-performance manufacturable products. In this role, you will oversee and optimize the entire design flow, including synthesis, place-and-route (PnR), static timing analysis (STA), electromigration/IR drop analysis (EM/IR), and physical verification (PV). You will also focus on developing and improving design flows and methodologies to ensure high-quality, on-time delivery. We offer a fun work environment with excellent benefits.
Responsibilities:
- Architecture and packaging driven floorplanning and integration so physical partitions match system and package constraints
- Well defined boundaries with lego style pin alignment and consistent interface placement across chip and blocks
- Feedthrough, repeater and bus planning with early reservation of routing corridors, layers, and resources for cross block connectivity.
- Define clocking architecture methodology selecting spine and rib, H tree, or mesh to optimize power, skew, latency, and robustness.
- Establish CTS methodology including skew and latency targets, buffer and ICG strategy, NDR and shielding rules for critical clock routes.
- Define skew groups and balancing strategy across library corners, ensuring consistent behavior under MMMC variations and derates.
- Drive clock constraint quality across hierarchy with clean chip to block and block to chip handoff for signoff readiness.
- Define DRC aware power grid architecture including rings, straps, and mesh, matching metal resistivity assumptions to IR drop targets and EM limits.
- Ensure careful planning around analog routing with keepouts, shielding, spacing, and grid topology choices that preserve sensitive nets and meet DRC.
- Drive lego aligned power mesh alignment across top level, subsystem, and block level with consistent strap pitch, via patterns, and clean connectivity.
- Lead early and signoff EM and IR analysis, identify hotspots, and implement grid reinforcement and via optimization without routing or congestion penalties.
- Align power planning with floorplan and package constraints including bump map, current demand, and entry points to minimize noise and IR drop.
Qualifications:
- 8 to 12 years ASIC physical design experience owning floorplanning integration clocking and power planning from early feasibility through signoff and tapeout on complex SoCs
- Expert in architecture and package driven hierarchy planning with lego aligned boundaries pin strategy feedthrough repeater bus planning plus CTS methodologies including spine rib H tree or mesh
- Strong EM IR PV and STA awareness with MMMC and library corner skew group balancing advanced node exposure TSMC 3nm 2nm or Samsung 2nm and functional ECO execution experience
Eliyan Corporation Santa Clara, California, USA Office
Santa Clara, California, United States
Similar Jobs
Artificial Intelligence • Cloud • Sales • Security • Software • Cybersecurity • Data Privacy
Drive pipeline and revenue growth through digital prospecting, lead qualification, relationship building, and SaaS sales. Engage prospective enterprise customers, manage inbound and outbound leads, use tools such as LinkedIn, 6Sense, Outreach, ZoomInfo, and Salesforce, and collaborate with account executives, sales engineers, channel partners, and marketing. The role includes booking discovery calls, creating opportunities, meeting funnel and pipeline KPIs, and closing transactional deals and upsells.
Top Skills:
6SenseAILinkedInMachine LearningOutreachSaaSSalesforceZoominfo
.png)
eCommerce • Fintech • Hardware • Payments • Software • Financial Services
Leads Square’s US Business Development Representative organization through managers and frontline teams. Owns pipeline generation strategy, operating cadence, performance management, forecasting, capacity planning, outbound execution, and sales technology improvements. Coaches managers, develops BDR talent, hires and retains staff, and partners with Sales, Marketing, Revenue Operations, Enablement, Analytics, and Strategy to improve funnel conversion and revenue contribution. Uses data, automation, AI, and prospecting tools to improve productivity and scale successful programs.
Top Skills:
Artificial IntelligenceAutomationCRMData EnrichmentGongLookerOutreachSales Engagement ToolsSalesforceSalesloft
.png){kind=logo}
AdTech • Cloud • Digital Media • Information Technology • News + Entertainment • App development
Leads prop art production for an interactive AAA entertainment project, overseeing asset creation, quality, scalability, pipelines, and integration across city dressing, interiors, vehicles, and UGC. Manages and mentors prop artists, collaborates with environment, lighting, technical art, and production teams, and coordinates with external development partners. Ensures assets meet artistic direction, technical constraints, milestone requirements, and platform needs from high-end to mobile.
Top Skills:
Unreal Engine
What you need to know about the San Francisco Tech Scene
San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.
Key Facts About San Francisco Tech
- Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
- Major Tech Employers: Google, Apple, Salesforce, Meta
- Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
- Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
- Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
- Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine
