Eridu AI Logo

Eridu AI

Physical Design Engineer

Reposted 11 Days Ago
Be an Early Applicant
In-Office
Saratoga, CA, USA
210K-250K Annually
Expert/Leader
In-Office
Saratoga, CA, USA
210K-250K Annually
Expert/Leader
The Physical Design Engineer will manage SOC physical assembly, design methodologies, and collaborate with engineers to optimize performance, power, and area for AI infrastructure solutions.
The summary above was generated by AI

About Eridu

Eridu is a Silicon Valley-based hardware startup pioneering infrastructure solutions that accelerate AI data centers to deliver Faster AI. Today’s AI performance is frequently limited by communication bottlenecks. Eridu delivers multiple industry-first innovations across silicon, packaging, software, and systems to deliver a step function in AI networking – a network switch that is an order of magnitude improvement in bandwidth and radix versus today’s “state of the art” switches. This is the first silicon and system designed from the ground up for AI and the increase in radix and throughput unlocks greater GPU utilization to speed training job completion times and tokens-per-second for more profitable inference. We do this while simultaneously reducing capital and power costs, improving reliability, simplifying operations and speeding AI data center deployments for faster time to revenue.

 

The company’s solutions and value proposition have been widely validated by leading hyperscalers.

 

The company has raised $200M to date including its most recent, oversubscribed Series A round led by Socratic Partners, John Doerr, Hudson River Trading, Capricorn Investment Group and Matter Venture Partners, with participation by SBVA, MediaTek, Bosch Ventures, TDK Ventures, Eclipse Ventures, and VentureTech Alliance, among others.

 

Eridu is led by a veteran team of Silicon Valley executives who have delivered multiple billion dollar product lines and led multiple companies to billion dollar exists, including serial entrepreneur Drew Perkins, co-founder of Infinera (NASDAQ: INFN), Lightera (acq. by Ciena), Gainspeed (acq. by Nokia) and Mojo Vision (the world’s leading micro-LED company). The company is in execution mode and has a world-class engineering team with decades of experience in state-of-the-art silicon, packaging, optics, software, and systems. Eridu has also assembled a world class IP, design and manufacturing ecosystem to execute on its vision, and counts TSMC as a key partner in our journey.

 

Visit our website eridu.ai to learn more.

Key Responsibilities:

  • Define the Physical Assembly of SOC. involving all aspects of physical design functions such as P&R, timing, floorplan, clocking, electrical analysis, and power.
  • Proficiency in Synthesis design constraints (SDC).
  • Design and Architect Top Level and block Level Floor planning of the entire SoC.
  • Sound Proficiency in either Innovus or Synopsys Fusion Compiler required. Proficiency in synthesis, Floor planning Power Planning and Timing closure are required.
  • Prior experience with large skew optimized clock tree designs like H-Tree preferred. Clock Grid exposure is a plus.
  • Work extensively with Micro-architects to perform feasibility studies and explore performance, power & area (PPA) tradeoffs for design closure.
  • Develop physical design methodologies and customize recipes across various implementation steps to optimize PPA.
  • Work with a multi-functional engineering team to implement and validate physical design by running all signoff flows such as Timing, Power, EM/IR, PDV.

 Qualifications

  • Master’s Degree or bachelor’s degree in EE with a minimum of 10+ years of experience.
  • Knowledge using synthesis, place & route, analysis and verification CAD tools.
  • Familiarity with logic & physical design principles to drive low-power & higher-performance designs.
  • Fluency in scripting in some of these languages: Unix, Perl, Python, and TCL.
  • Good understanding of device physics and experience in deep sub-micron technologies 7nm or below.
  • Knowledge of Verilog and System Verilog.
  • Excellent skills in problem solving, written and verbal communication, excellent organization skills, and highly self-motivated.
  • Ability to work well in a team and be productive under aggressive schedules.
  • Prior experience of multiple tape-out in deep submicron 7nm or below is required.

Why Join Us?

At Eridu, you’ll have the opportunity to shape the future of AI infrastructure, working with a world-class team on groundbreaking technology that pushes the boundaries of AI performance. Your contributions will directly impact the next generation of AI infrastructure solutions, transforming the performance of AI data centers. 

 

The starting base salary for the selected candidate will be established based on their relevant skills, experience, qualifications, work location, market trends, and the compensation of employees in comparable roles. 


Notice to Recruiting Agencies

Eridu does not accept unsolicited resumes or candidate profiles from staffing agencies or third-party recruiters. Any candidate submitted to Eridu without prior written authorization from our recruiting team will be considered unsolicited and will become the property of Eridu. Eridu reserves the right to pursue and hire such candidates without any obligation to pay fees. Recruiting agencies are expressly instructed not to contact hiring managers, employees, or executives regarding open positions.

HQ

Eridu AI Saratoga, California, USA Office

12980 Saratoga Ave, Saratoga, California, United States, 95070

Similar Jobs

17 Days Ago
In-Office
177K-334K Annually
Senior level
177K-334K Annually
Senior level
Artificial Intelligence • Hardware • Information Technology • Machine Learning
The SoC Physical Design Engineer will manage SoC block implementations, ensure timing closure, integrate IPs, and conduct physical signoff while driving design optimization.
Top Skills: Cadence InnovusCadence TempusPerlPythonShellSiemens CalibreSynopsys Icc2Synopsys PrimetimeTcl
5 Days Ago
In-Office
Santa Clara, CA, USA
164K-269K Annually
Senior level
164K-269K Annually
Senior level
Artificial Intelligence • Cloud • Information Technology • Software
Develop methodologies, models, and flows for advanced process design rules and validate them via silicon. Support IP and SoC teams with APR, signoff, and PPA optimization. Diagnose prototype issues, run experiments to ensure yield and reliability, and communicate process requirements to design teams.
Top Skills: CadenceEdaGdsPlace And Route (Apr)PpaRtlSignoffSynopsys
6 Days Ago
In-Office
Sunnyvale, CA, USA
230K-280K Annually
Expert/Leader
230K-280K Annually
Expert/Leader
Artificial Intelligence
Perform physical design and analysis for 3D integrated ASIC/SoC products, including full-chip and block-level physical verification, DRC/LVS resolution, IR/EM analysis, power/clock/cooling analysis, and 3D die stacking. Collaborate with RTL and architecture teams, optimize for power/performance/area, enhance flows via scripting, and work on packaging and floor-planning integration R&D.
Top Skills: 2.5D Packaging3D Die Stacking3D Packaging3D Physical DesignCalibreDie-To-DieEm AnalysisIcvIr AnalysisPhysical VerificationPythonSynopsys Tool SuiteTclWafer-To-Wafer

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account