Cerebras Systems Logo

Cerebras Systems

Physical Design Engineer

Reposted 4 Days Ago
Be an Early Applicant
In-Office
Sunnyvale, CA, USA
230K-280K Annually
Expert/Leader
In-Office
Sunnyvale, CA, USA
230K-280K Annually
Expert/Leader
Perform physical design and analysis for 3D integrated ASIC/SoC products, including full-chip and block-level physical verification, DRC/LVS resolution, IR/EM analysis, power/clock/cooling analysis, and 3D die stacking. Collaborate with RTL and architecture teams, optimize for power/performance/area, enhance flows via scripting, and work on packaging and floor-planning integration R&D.
The summary above was generated by AI

Cerebras Systems builds the world's largest AI chip, 56 times larger than GPUs. Our novel wafer-scale architecture provides the AI compute power of dozens of GPUs on a single chip, with the programming simplicity of a single device. This approach allows Cerebras to deliver industry-leading training and inference speeds and empowers machine learning users to effortlessly run large-scale ML applications, without the hassle of managing hundreds of GPUs or TPUs.  

Cerebras' current customers include top model labs, global enterprises, and cutting-edge AI-native startups. OpenAI recently announced a multi-year partnership with Cerebras, to deploy 750 megawatts of scale, transforming key workloads with ultra high-speed inference. 

Thanks to the groundbreaking wafer-scale architecture, Cerebras Inference offers the fastest Generative AI inference solution in the world, over 10 times faster than GPU-based hyperscale cloud inference services. This order of magnitude increase in speed is transforming the user experience of AI applications, unlocking real-time iteration and increasing intelligence via additional agentic computation.

About The Role

As a member of our tight knit physical design team, you will be working on the design and analysis of 3D integrated products. This role involves a combination of traditional ASIC/SoC physical design skills, packaging, power, clock and cooling analysis. You will work closely with the architecture and RTL team to do R&D on novel concepts for 3D integration. 

Skills and Qualifications

Required 

  •     10+ years of physical design/verification experience. 
  •     Strong knowledge of block level and full-chip physical verification methodology. 
  •     Expert at optimizing for the best power/performance and area.
  •     Experience with the complete physical design flow. Knowledge of Synopsys tool suite is a plus. 
  •     Expert with ICV or Calibre tools resolving block and full-chip DRC and LVS issues. 
  •     Expert with IR/EM analysis and resolution.
  •     Strong ability in scripting languages like Tcl and Python. Ability to make flow enhancements. 
  •     Demonstrated ability to work with RTL teams to optimize for physical design.
  •     Knowledge of 2.5D or 3D packaging solutions.
  •     Must have experience with 3d physical design, 3d die stacking, 3d chip design, die-to-die or wafer-to-wafer.

Preferred    

  •     Experience doing full chip floor planning and integration.   
  •     Knowledge of clock distribution.
  •     Knowledge of cooling analysis.
The salary range for this position is $230,000 – $280,000 annually. Actual compensation will be determined based on factors such as experience, skills, qualifications, and location.
 
Why Join Cerebras

People who are serious about software make their own hardware. At Cerebras we have built a breakthrough architecture that is unlocking new opportunities for the AI industry. With dozens of model releases and rapid growth, we’ve reached an inflection  point in our business. Members of our team tell us there are five main reasons they joined Cerebras:

  1. Build a breakthrough AI platform beyond the constraints of the GPU.
  2. Publish and open source their cutting-edge AI research.
  3. Work on one of the fastest AI supercomputers in the world.
  4. Enjoy job stability with startup vitality.
  5. Our simple, non-corporate work culture that respects individual beliefs.

Read our blog: Five Reasons to Join Cerebras in 2026.

Apply today and become part of the forefront of groundbreaking advancements in AI!

Cerebras Systems is committed to creating an equal and diverse environment and is proud to be an equal opportunity employer. We celebrate different backgrounds, perspectives, and skills. We believe inclusive teams build better products and companies. We try every day to build a work environment that empowers people to do their best work through continuous learning, growth and support of those around them.

This website or its third-party tools process personal data. For more details, click here to review our CCPA disclosure notice.

HQ

Cerebras Systems Sunnyvale, California, USA Office

1237 E Arques Ave, Sunnyvale, CA, United States, 94085

Similar Jobs

2 Days Ago
In-Office
121K-205K Annually
Mid level
121K-205K Annually
Mid level
Artificial Intelligence • Hardware • Information Technology • Machine Learning
Implement SoC physical design from netlist to GDSII: floor-planning, placement, CTS, routing, and optimization to meet PPA. Drive MMMC timing closure, integrate complex IP, perform physical signoff (DRC/LVS/IR/EM/timing), support tape-out and post-silicon debug, collaborate across RTL/DFT/packaging/manufacturing, and improve flows via scripting and AI-enabled tools.
Top Skills: Agentic AiCadence InnovusCadence TempusCpfCtsDftDramDrcEco FlowsErcGdsiiHbmLvsMbistNocParasitic ExtractionPower GatingPower Grid PlanningSdcSiemens CalibreStaSynopsys Icc2Synopsys PrimetimeUpf
Yesterday
In-Office
San Jose, CA, USA
241K-417K Annually
Expert/Leader
241K-417K Annually
Expert/Leader
Cloud • Information Technology • Internet of Things • Professional Services • Software
Lead integration of LLMs into ASIC physical design workflows: identify automation targets, build agentic PnR loops, evaluate LLM outputs versus sign-off criteria, create RAG pipelines indexing PDKs and runbooks, write Tcl bridge scripts to translate suggestions into EDA tool commands, and drive prototype-to-production delivery to reduce design cycle time.
Top Skills: CalibreClaudeDockerEda ToolsGpt-4OIcc2InnovusMcp-Based WrapperMl-Driven PnrMlpdO3Openai ApiPegasusPineconePrimetimePythonRag PipelinesRedhawkTclTempusVector DatabasesVoltusWeaviate
4 Days Ago
In-Office
Santa Clara, CA, USA
155K-232K Annually
Expert/Leader
155K-232K Annually
Expert/Leader
Artificial Intelligence • Automotive • Semiconductor
Lead physical implementation for complex SoC subsystems: develop methodologies, perform RTL-to-GDSII implementation (synthesis, floorplan, P&R, CTS, timing closure), harden subsystems, coordinate DFT/RTL/SOC teams, mentor engineers, evaluate EDA tools, and represent PD in strategic technical discussions.
Top Skills: 2Nm/3Nm/5Nm Process NodesClock Tree SynthesisCxlDftEda ToolsEthernetFloorplanningGdsiiMemory GenerationPciePerlPlace And RouteProcessor CoresPythonSoc ArchitectureSynthesisTiming ClosureVerilog

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account