WinMax Systems Corporation Logo

WinMax Systems Corporation

Physical Design Engineer

Reposted One Month Ago
Be an Early Applicant
In-Office
San Jose, CA, USA
Senior level
In-Office
San Jose, CA, USA
Senior level
Design and implement GPU physical design including floorplanning, power/clock distribution, P&R, timing closure, power/noise analysis, RC extraction, and back-end verification; develop CAD/physical design flows and tools.
The summary above was generated by AI
Job Description

Job Title: Physical Design Engineer

Duties: We're seeking an experienced physical design engineer in the development of high-performance, low-power GPU top level design. Successful candidates are responsible for all aspects of physical design and implementation of Graphics processors. Responsibilities include participating in the efforts in establishing CAD and physical design methodologies (flow and tools development), chip floor plan, power/clock distribution, chip assembly and P&R, timing closure, power and noise analysis and back-end verification.

The qualified candidate will possess the following:

Candidates will be required to be familiar with industry CAD methodologies and guidelines using primarily Synopsys EDA tools for design and timing closure.

Hands on experience with Synopsys ICCII, PrimeTime, Design Compiler, MRV, Cadence Conformal.

Understanding of hardware description language such as SystemVerilog is a plus.

Candidate should possess a strong understanding of static timing analysis, clock/power distribution and analysis, RC Extraction and correlation, place and route, circuit design and analysis. Hands on experience on timing closure.

Scripting and programming experience using several of the following: Perl, C, C++, TCL, Scheme, Skill, and Make is a plus.

Good written/verbal communication skills, strong team work Motivated, self-directed and able to work effectively, both independently and in a team.

Education: Educational Degree: BS + CS/EE or relevant field

Min. years overall: 7+ years of industrial experience after BS/MS degree.

Additional Information

All your information will be kept confidential according to EEO guidelines.

HQ

WinMax Systems Corporation Milpitas, California, USA Office

Milpitas, CA, United States

WinMax Systems Corporation San Jose, California, USA Office

San Jose, United States

Similar Jobs

19 Days Ago
In-Office
39K-50K Hourly
Internship
39K-50K Hourly
Internship
Artificial Intelligence • Hardware • Information Technology • Machine Learning
Supports physical implementation of HBM SoC design blocks, including floorplanning, placement, clock tree synthesis, routing, optimization, timing closure, and physical verification. Analyzes timing, power, area, congestion, and signoff results while developing automation scripts and workflows using Python, Tcl, shell scripting, and AI-assisted tools. Collaborates with architecture, RTL, verification, DFT, and signoff teams on next-generation memory designs.
Top Skills: Ai-Assisted ToolsAsicCadence InnovusCadence TempusClock Tree SynthesisDrcLarge Language ModelsLvsParasitic ExtractionPerlPhysical VerificationPythonRtl-To-GdsiiShell ScriptingSiemens CalibreStatic Timing AnalysisSynopsys Icc2Synopsys PrimetimeTclVlsi
2 Hours Ago
In-Office
Mountain View, CA, USA
102K-219K Annually
Junior
102K-219K Annually
Junior
Software • Quantum Computing • Metaverse • Infrastructure as a Service (IaaS)
Execute end-to-end physical design for SoC blocks, from synthesis and RTL through place-and-route and GDS, including clock construction, timing, physical verification, EMIR, formal equivalence, and low-power signoff. Collaborate with CAD, RTL, DFT, architecture, power-performance, technology, and external teams to improve tools, flows, methodologies, PPA, and delivery of production silicon.
Top Skills: Advanced Foundry Process NodesClock Tree Synthesis (Cts)EmirFormal EquivalenceGdsLow-Power DesignPhysical VerificationPlace-And-RouteRtlSocSynthesisTiming Signoff
7 Days Ago
In-Office
San Jose, CA, USA
122K-195K Annually
Senior level
122K-195K Annually
Senior level
Software • Semiconductor • Manufacturing
Performs end-to-end physical IC design from RTL through silicon tape-out, including synthesis, physical verification, timing closure, EM/IR analysis, place and route, clock tree synthesis, floorplanning, layout, and methodology development. Collaborates with RTL engineers and develops physical design flows using TCL/Perl scripting and EDA tools. The role is fully onsite and supports PCIe switch and enterprise storage products.
Top Skills: Clock Tree SynthesisEda ToolsEm/Ir AnalysisPerlPlace And RouteRtlStatic Timing Analysis (Sta)Tcl

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account