Marvell Technology Logo

Marvell Technology

Principal Analog/Mixed-Signal CAD Engineer

Posted 5 Days Ago
Be an Early Applicant
In-Office
Irvine, CA
152K-225K Annually
Senior level
In-Office
Irvine, CA
152K-225K Annually
Senior level
Support and maintain analog/mixed-signal (AMS) simulation environments for FinFET and BiCMOS high-speed designs. Collaborate with analog designers, EDA vendors, TCAD and foundry teams to debug device/circuit modeling issues, evaluate AMS tools, define custom circuit checks and model QA flows, and create automation scripts to improve verification efficiency.
The summary above was generated by AI

About Marvell

Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities. 

At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead. 

Your Team, Your Impact

Analog/Mixed-Signal Design Methodology team supporting AMS and Silicon Photonics IC design teams.

What You Can Expect

  • Setup, maintain and support AMS simulation environment for CMOS FinFET and BiCMOS high speed design projects

  • Work closely with analog design teams and EDA vendors in solving simulation related issues

  • Collaborate with TCAD and foundry technology teams on device/circuit modeling related topics

  • Periodically evaluate/benchmark AMS simulation tools and present to design teams

  • Define, develop and validate custom circuit checks and model QA flows

  • Create automation scripts to improve design/verification team's efficiency

What We're Looking For

  • Bachelor’s degree in Computer Science, Electrical Engineering or related fields and 5-10 years of related professional experience or Master’s degree and/or PhD in Computer Science, Electrical Engineering or related fields with 3-5 years of experience or equivalent professional experience in lieu of a formal degree

  • Experience in setting up and maintaining analog/mixed-signal simulation flows for advanced FinFET process technologies

  • Proficient in using industry standard analog/mixed-signal simulation tools such as ADE, AMS Designer, Spectre, FineSim, AFS, etc.

  • Good understanding of AMS flows including design entry, simulation, parasitic extraction and post-layout simulation

  • Understanding of device models and experience in debugging complex high speed analog/RF simulation issues

  • Knowledge in Virtuoso Schematic Editor, PDK, CDF, netlisting is desirable

  • Programming skills in TCL, Python, Perl, SKILL, etc. is a plus

  • Good written and verbal communication skills along with the ability to collaborate well with cross-functional teams.

Expected Base Pay Range (USD)

152,300 - 225,440, $ per annum

The successful candidate’s starting base pay will be determined based on job-related skills, experience, qualifications, work location and market conditions. The expected base pay range for this role may be modified based on market conditions.

Additional Compensation and Benefit Elements 

Marvell is committed to providing exceptional, comprehensive benefits that support our employees at every stage - from internship to retirement and through life’s most important moments. Our offerings are built around four key pillars: financial well-being, family support, mental and physical health, and recognition. Highlights include an employee stock purchase plan with a 2-year look back, family support programs to help balance work and home life, robust mental health resources to prioritize emotional well-being, and a recognition and service awards to celebrate contributions and milestones. We look forward to sharing more with you during the interview process.

All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status.

Any applicant who requires a reasonable accommodation during the selection process should contact Marvell HR Helpdesk at [email protected].

Interview Integrity 

To support fair and authentic hiring practices, candidates are not permitted to use AI tools (such as transcription apps, real-time answer generators like ChatGPT or Copilot, or automated note-taking bots) during interviews.

These tools must not be used to record, assist with, or enhance responses in any way. Our interviews are designed to evaluate your individual experience, thought process, and communication skills in real time. Use of AI tools without prior instruction from the interviewer will result in disqualification from the hiring process.

This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment.

#LI-TT1
HQ

Marvell Technology Santa Clara, California, USA Office

5488 Marvell Ln, Santa Clara, CA, United States, 95054

Similar Jobs

20 Days Ago
In-Office
Santa Clara, CA, USA
151K-226K Annually
Senior level
151K-226K Annually
Senior level
Artificial Intelligence • Automotive • Semiconductor
The Principal Analog/Mixed-Signal CAD Engineer will develop automated design flows, support analog design teams, and enhance productivity for advanced silicon programs.
Top Skills: AfsAms DesignerBicmosCadence AdeCmos FinfetPerlPythonSkillSpectreSynopsys PrimesimTcl
48 Minutes Ago
In-Office
Sunnyvale, CA, USA
188K-275K Annually
Expert/Leader
188K-275K Annually
Expert/Leader
Cloud • Information Technology • Machine Learning
Lead architecture and delivery of multi-tenant file and block storage for AI workloads. Own data path and control plane, optimize IO patterns for GPUs, ship storage as Kubernetes-native (CSI, controllers, CRDs), integrate high-performance tech (RDMA, GPU Direct, SPDK), ensure reliability/durability/observability at exabyte scale, run design reviews and mentor senior engineers.
Top Skills: C++CephControllersCrdsCsiCsi DriversDistributed FilesystemsGoGpu Direct StorageInfinibandKubernetesLustreNfsOperatorsRdmaRoceRustS3Spdk
48 Minutes Ago
In-Office
Sunnyvale, CA, USA
153K-224K Annually
Senior level
153K-224K Annually
Senior level
Cloud • Information Technology • Machine Learning
Build and improve multi-tenant file and block storage services, including Go-based control plane features, NFS data path performance, CSI integration for Kubernetes, telemetry and observability, and debugging production distributed systems. Work cross-functionally to deliver reliable, durable storage for large AI workloads.
Top Skills: C++ClickhouseCockroachdbCsiGoGrafanaKubernetesNfsPosixPrometheusRocksdbRust

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account