NXP Semiconductors Logo

NXP Semiconductors

Principal Applications Engineer

Reposted 2 Months Ago
Be an Early Applicant
In-Office
San Jose, CA, USA
Expert/Leader
In-Office
San Jose, CA, USA
Expert/Leader
The Principal Applications Engineer collaborates with internal teams to enhance customer adoption of SerDes solutions, ensures successful system design, and provides technical support and guidelines.
The summary above was generated by AI

Locations available: San Diego and San Jose, California or Austin, Texas

Job Description:

NXP’s SerDes Networking Solution (SNS) team delivers open-standard Automotive SerDes Alliance (ASA) Motion Link multi-Gigabit connectivity for next-generation sensors and vehicle displays. As part of the Applications Engineering team, you will work with both internal engineering teams to develop collaterals to ease customer adoption of our SerDes solutions, as well as with NXP’s field teams and customer engineering teams to ensure successful system design and bring-up.

Key Responsibilities:

  • Collaborate with IC design, systems, FW, and test teams to translate field issues and customer requirements into product improvements and new features.
  • Review customer schematics and layouts for signal‑integrity and power‑integrity best practices (impedance control, terminations, return paths, via design, reference plane strategy).
  • Lead board‑level bring‑up and validation using oscilloscopes, protocol analyzers; generate test reports and recommendations.
  • Provide on‑site or remote debug support for complex customer issues.
  • Develop and maintain application collateral: reference designs, layout guidelines, design checklists, characterization reports, application notes, training materials.
  • Participate in trade shows and provide FAE training

Qualifications:

  • Bachelor’s degree or above in Electrical/Electronic Engineering or related field.
  • Extensive experience (12+ years) in hardware design, applications engineering, or system validation.
  • Familiarity with high-speed data communication protocols and interfaces, including Ethernet networking and switching, MIPI CSI-2, and display protocols (DP/eDP)
  • Strong understanding of high‑speed SerDes fundamentals: channel loss, reflections, return loss, insertion loss, ISI, jitter, equalization, and clocking.
  • Demonstrated experience with multi‑Gbps serial links (e.g., Ethernet, PCIe, DP, USB3.x/USB4, proprietary SerDes).
  • Proficiency with SI/PI tools and simulations (e.g., S‑parameter analysis, eye/jitter simulations) and comfort interpreting simulation and measurement correlation.
  • Hands‑on experience using lab equipment: high‑bandwidth oscilloscopes, TDR, VNA, BERT, protocol analyzers, logic analyzers, and related tools.
  • Strong skills in PCB design for high‑speed: layer stack‑up, routing constraints, differential pairs, reference planes, decoupling, and power delivery.
  • Excellent communication and presentation skills to explain complex technical topics to both expert and non‑expert audiences. ⁽⁵⁾
  • Ability to work effectively with global, cross‑functional teams (design, systems, test, marketing, field).

More information about NXP in the United States...

NXP is an Equal Opportunity/Affirmative Action Employer regardless of age, color, national origin, race, religion, creed, gender, sex, sexual orientation, gender identity and/or expression, marital status, status as a disabled veteran and/or veteran of the Vietnam Era or any other characteristic protected by federal, state or local law. In addition, NXP will provide reasonable accommodations for otherwise qualified disabled individuals.

#LI-6aa0

NXP Semiconductors San Jose, California, USA Office

411 E Plumeria Dr, San Jose, CA, United States, 95134

Similar Jobs

31 Minutes Ago
Hybrid
113K-183K Annually
Senior level
113K-183K Annually
Senior level
Artificial Intelligence • Cloud • Internet of Things • Software • Cybersecurity • Industrial • Industrial Equipment
Designs, builds, automates, and supports hybrid simulation infrastructure for digital twin, robotics, autonomy, and GPU workloads. Responsibilities include Kubernetes and cloud platform engineering, infrastructure as code, CI/CD, workload scheduling, GPU and HPC support, observability, reliability, security, cost management, self-service tooling, artifact management, and troubleshooting across application and infrastructure layers. Partners with simulation, robotics, QA, and enterprise infrastructure teams to deliver scalable, reproducible environments.
Top Skills: Argo CdArtifact ManagementAWSAzureAzure DevopsBashC++Ci/CdContainer RegistriesDockerGithub ActionsGitlab CiGoGpu InfrastructureHelmHpcIsaac SimJenkinsKubernetesLinuxNvidia Container ToolingNvidia OmniverseObservabilityPowershellPythonRaySlurmTerraformUnreal Engine
31 Minutes Ago
Hybrid
113K-183K Annually
Senior level
113K-183K Annually
Senior level
Artificial Intelligence • Cloud • Internet of Things • Software • Cybersecurity • Industrial • Industrial Equipment
Design, develop, validate, and deploy production-quality localization software for autonomous and semiautonomous systems. Research positioning algorithms, implement filtering solutions using perception, inertial, and GNSS inputs, contribute to architecture and functional safety, troubleshoot software, and mentor localization engineers. The role focuses on C++ development, robotics frameworks, navigation, real-time systems, sensor fusion, coordinate transformations, and vehicle dynamics.
Top Skills: C++GnssPythonRobot Operating System (Ros)
31 Minutes Ago
Hybrid
113K-183K Annually
Senior level
113K-183K Annually
Senior level
Artificial Intelligence • Cloud • Internet of Things • Software • Cybersecurity • Industrial • Industrial Equipment
Designs, deploys, and supports NVIDIA Omniverse enterprise platform capabilities for digital twins, robotics, simulation, rendering, and autonomy. Responsibilities include managing Nucleus environments, developing USD asset pipelines and Kit extensions, deploying Isaac Sim and containerized workloads, integrating engineering systems, supporting distributed rendering, automating CI/CD workflows, and improving platform reliability, security, observability, and scalability. The role also troubleshoots complex platform and GPU infrastructure issues and documents technical standards.
Top Skills: Artifact ManagementC++CadCi/CdComputer GraphicsDistributed RenderingDockerGpu EnvironmentsInfrastructure AutomationIsaac SimKubernetesLinuxMonitoringNucleusNvidia OmniverseOmniverse FarmOmniverse KitPhysically Based RenderingPhysxPlmPythonRobotics FrameworksUniversal Scene Description (Usd)

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account