Marvell Technology Logo

Marvell Technology

Principal Design Verification Engineer

Posted 20 Days Ago
Be an Early Applicant
In-Office
Santa Clara, CA, USA
159K-238K Annually
Expert/Leader
In-Office
Santa Clara, CA, USA
159K-238K Annually
Expert/Leader
The Principal Design Verification Engineer will develop verification architectures, write test plans, debug designs, and create scalable software tools for SoC verification. Requires extensive experience in verification methodologies and testbench development.
The summary above was generated by AI

About Marvell

Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities. 

At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead. 

Your Team, Your Impact

As part of the Design Verification Team at Marvell, you will verify all of the circuitry that goes inside our chips for the general market and for specific customers. These chips use cutting-edge technology to facilitate data transfers at high speeds, and you will help verify that each design meets our customers’ specifications whether they’re a major telecom organization or automotive company, etc.

What You Can Expect

In this role, you will develop the architecture for a functional verification environment, including reference models and bus-functional monitors and drivers and contribute to the methodology behind such development.
Activities may include:
• Writing a verification test plan using random techniques and coverage analysis and working with designers to ensure it is complete.
• Developing tests and tuning the environment to achieve coverage goals. Debugging failures and working with designers to resolve issues.
• Verifying boot code and architecting, developing, and maintaining tools to streamline the design of state-of-the-art multi-core SoCs.
• Transforming the requirements from the engineering teams into software tools that are both easy to use and scalable within a highly parallel compute environment.
• Unit and regression testing of software tools.

What We're Looking For

• BS Computer Engineering, Electrical Engineering, or Computer Science with 10+ years of verification and firmware and software development experience (or MS/PhD with 5+ years experience).

  • Strong background in SoC verification and test bench development using UVM, System Verilog, C/C++, and DPI.

  • Strong verification skills, understanding of methodology (object oriented programming, white-box/black-box, directed/random testing, coverage, gate-level simulations, data structure).

  • Must have effective interpersonal and teamwork skills.

  • Participate in problem solving and quality improvement activities.

  • Demonstrate initiative and a bias for thoughtful action.

  • Grounded, detail-oriented, always backs up ideas with facts.

  • Must have the ability to define problems, issues and opportunities, analyze data, establish facts, and draw valid conclusions from various datasets.

Expected Base Pay Range (USD)

158,600 - 237,600, $ per annum

The successful candidate’s starting base pay will be determined based on job-related skills, experience, qualifications, work location and market conditions. The expected base pay range for this role may be modified based on market conditions.

Additional Compensation and Benefit Elements 

Marvell is committed to providing exceptional, comprehensive benefits that support our employees at every stage - from internship to retirement and through life’s most important moments. Our offerings are built around four key pillars: financial well-being, family support, mental and physical health, and recognition. Highlights include an employee stock purchase plan with a 2-year look back, family support programs to help balance work and home life, robust mental health resources to prioritize emotional well-being, and a recognition and service awards to celebrate contributions and milestones. We look forward to sharing more with you during the interview process.

All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status.

Any applicant who requires a reasonable accommodation during the selection process should contact Marvell HR Helpdesk at [email protected].

Interview Integrity 

To support fair and authentic hiring practices, candidates are not permitted to use AI tools (such as transcription apps, real-time answer generators like ChatGPT or Copilot, or automated note-taking bots) during interviews.

These tools must not be used to record, assist with, or enhance responses in any way. Our interviews are designed to evaluate your individual experience, thought process, and communication skills in real time. Use of AI tools without prior instruction from the interviewer will result in disqualification from the hiring process.

This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment.

#LI-JT2
HQ

Marvell Technology Santa Clara, California, USA Office

5488 Marvell Ln, Santa Clara, CA, United States, 95054

Similar Jobs

16 Days Ago
In-Office
Santa Clara, CA, USA
153K-290K Annually
Senior level
153K-290K Annually
Senior level
Semiconductor • Manufacturing
Responsible for functional verification of CPU cores and subsystems, developing verification plans, writing test cases, and automating verification flows.
Top Skills: ArmMipsPerlPythonRisc-VShellSystemverilogUvm
23 Days Ago
In-Office
San Jose, CA, USA
168K-336K Annually
Senior level
168K-336K Annually
Senior level
Artificial Intelligence • Hardware • Information Technology • Machine Learning
The Staff/Principal Engineer will lead DDR interface verification for SoCs, working cross-functionally to define test requirements, create verification plans, and support simulation and emulation platforms.
Top Skills: CC++Ddr5Ddr6Lpddr6Soc
21 Days Ago
In-Office
Sunnyvale, CA, USA
210K-310K Annually
Expert/Leader
210K-310K Annually
Expert/Leader
Aerospace • Other
The principal design verification engineer will lead ASIC verification efforts, ensuring designs meet specifications and are validated through hands-on execution and development of test plans.
Top Skills: AsicFpgaOvmPythonUvmVmm

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account