SambaNova Systems Logo

SambaNova Systems

Principal DFT Engineer

Posted 25 Days Ago
Be an Early Applicant
In-Office
San Jose, CA, USA
180K-255K Annually
Expert/Leader
In-Office
San Jose, CA, USA
180K-255K Annually
Expert/Leader
Design and implement block- and SoC-level DFT architectures for complex AI accelerator chips. Develop ATPG, MBIST, scan, JTAG, IEEE 1500, and IJTAG infrastructure; automate insertion, pattern generation, coverage analysis, and debug; support DFT timing closure, ATE deployment, silicon bring-up, diagnosis, failure localization, yield analysis, and manufacturing test optimization.
The summary above was generated by AI

SambaNova is a leader in next-generation AI infrastructure, delivering a full-stack inference platform for customers worldwide. At the core of SambaNova's technology is the RDU (Reconfigurable Dataflow Unit) — a chip built on a dataflow architecture rather than the traditional GPU model. Its decode performance is especially strong for agentic workloads like multi-turn agents, code generation, and long-running applications. RDUs are packaged into SambaRack, rack-scale hardware that lets customers deploy state-of-the-art models with better performance, greater energy efficiency, and faster time to value.

About the role

Sambanova is looking for a talented and motivated Principal Design for Test (DFT) Engineer to help us build state-of-the-art RDU chips for machine learning and artificial intelligence. We are looking for a highly hands-on engineer who will be responsible for DFT architecture and implementation, verification, ATPG, MBIST and silicon bring-up for complex high-performance chips

Responsibilities

Your responsibilities will include:

  • Define & implement block-level and SoC-level DFT architecture for large, hierarchical SoCs
  • Develop and maintain ATPG flows for stuck-at,  at-speed and advanced fault models.
  • Develop scripts and automation for DFT insertion, ATPG, coverage analysis, pattern generation, and debug.
  • Develop and maintain JTAG, IEEE 1500, and IEEE 1687/IJTAG infrastructure for internal test and debug access.
  • Generate production-quality ATPG and MBIST patterns and support deployment to ATE.
  • Work closely with STA and Physical Design teams on DFT timing closure
  • Support silicon diagnosis, failure localization, yield analysis, and manufacturing test optimization.
Required Qualifications
  • B.S. in computer science, computer engineering, or related field
  • 10+ years relevant industry experience
  • Deep understanding of scan insertion, scan compression, ATPG, MBIST, JTAG, and hierarchical DFT
  • Hands-on experience with Siemens Tessent tool flow (preferred) or equivalent industry standard DFT tools
  • Familiarity with cell-aware ATPG, small-delay defects, IEEE 1500, IEEE 1687/IJTAG, and low-power DFT is highly desirable
  • Strong understanding of advanced ATPG, silicon diagnosis, and failure localization methodologies
  • Experience with STA constraints & analysis for DFT modes & SDF simulations
  • Working knowledge of Verilog/System-Verilog simulators & waveform debugging
Preferred Qualifications
  • Experience with ATE pattern deployment and silicon bring-up 
  • Experience with multi-die/chiplet DFT, known-good-die test, or die-to-die interface testing
  • Experience with large compute, AI accelerator, or HPC SoCs

Base Salary Range:

Base Pay Range
$180,000$255,000 USD

Submission Guidelines
Please note that in order to be considered an applicant for any position at SambaNova Systems, you must submit an application form for each position for which you believe you are qualified. 

EEO Policy
SambaNova Systems is an Equal Opportunity/Affirmative Action Employer. All qualified applicants will receive consideration for employment without regard basis of age (40 and over), color, disability, gender identity, genetic information, marital status, military or veteran status, national origin/ancestry, race, religion, creed, sex (including pregnancy, childbirth, breastfeeding), sexual orientation, and any other applicable status protected by federal, state, or local laws.

Benefits Summary for US-Based, Full-Time Employment Positions
SambaNova offers a competitive total rewards package, including the base salary, plus equity and benefits. We cover 95% premium coverage for employee medical insurance, and 77% premium coverage for dependents and offer a Health Savings Account (HSA) with employer contribution. We also offer Dental, Vision, Short/Long term Disability, Basic Life, Voluntary Life, and AD&D insurance plans in addition to Flexible Spending Account (FSA) options like Health Care, Limited Purpose, and Dependent Care. Our library of well-being benefits available to you and your dependents includes a full subscription to Headspace, Gympass+ membership with access to physical gyms, One Medical membership, counseling services with an Employee Assistance Program, and much more.

HQ

SambaNova Systems Palo Alto, California, USA Office

Our Palo Alto office is in a tech complex known for incubating research facilities and borders the Bay Trail along the Don Edwards Wildlife Refuge. Only a 5-minute walk, our employees often fly out of PAO for lunch with colleagues or enjoy happy hour at the nearby Palo Alto Country Club.

Similar Jobs

22 Days Ago
Easy Apply
In-Office
Easy Apply
Senior level
Senior level
Hardware • Internet of Things • Software • Wearables • Semiconductor
Lead DFT strategy for ultra-low-power SoCs: design and implement scan, boundary scan, MBIST, ATPG and low-power DFT architectures; generate and analyze structural test vectors; run pre/post-layout simulations; collaborate with design, verification, and test teams to optimize coverage, test time, cost, and bring-up test vectors on silicon.
Top Skills: AteAtpgBoundary ScanCadence GenusCadence ModusGlsMbistPerlPythonRtlScan CompressionStaTclTessent Mbist
19 Days Ago
In-Office
Expert/Leader
Expert/Leader
Aerospace • Other
Lead development and optimization of DFT architectures for ASICs using Tessent and ATPG methodologies. Own scan insertion, compression, memory/logic BIST, hierarchical test flows, gate-level simulation debugging, post-silicon validation, and DFT IP integration. Automate test processes and analyze data with scripting languages. Support design readiness checks and collaborate across systems, firmware, architecture, and validation teams toward tapeout and product deployment.
Top Skills: Ate TestersAtpgC+DrcFormal VerificationLogic BistMemory BistPerlPythonScan InsertionSdfSiemens TessentSystemverilogTclUpfVerilog
21 Days Ago
In-Office
Senior level
Senior level
Artificial Intelligence • Cloud • Hardware • Software • Semiconductor
Lead SoC/ASIC DFT activities including scan insertion, compression scan, LBIST/MBIST, and ATPG pattern generation. Verify and debug ATPG testbenches and failures, work with synthesis/Verilog testbenches, apply JTAG/IEEE standards, and collaborate across architecture, design, and customers to independently deliver DFT solutions using Cadence flows.
Top Skills: AtpgCadence ToolsCompression ScanDftEquivalency ChecksIeee1500Ieee1687Jtag 1149.1Jtag 1149.6LbistMbistScan Chain InsertionSynthesisTiming AnalysisVerilog

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account