NXP Semiconductors Logo

NXP Semiconductors

Principal Digital Design Engineer

Posted 16 Days Ago
Be an Early Applicant
Remote
Hiring Remotely in Office, Machaze, Manica
Expert/Leader
Remote
Hiring Remotely in Office, Machaze, Manica
Expert/Leader
Leads digital architecture, RTL design, verification, integration, synthesis, timing closure, low-power implementation, silicon validation, and production release for automotive and industrial PMICs. Develops control, monitoring, diagnostics, protection, sequencing, and fault-management functions using Verilog/SystemVerilog. Drives verification, quality metrics, requirements traceability, silicon debug, qualification, and production ramp while mentoring engineers and collaborating across multidisciplinary teams.
The summary above was generated by AI

Role Summary:

  • Lead digital architecture, design, verification, and implementation of next-generation Power Management ICs (PMICs) for automotive and industrial applications.

  • Drive product execution from concept through RTL development, integration, silicon validation, qualification, and production release.

  • Collaborate across analog, verification, validation, subsystem, SoC, applications, systems, product definition, and customer-facing teams to deliver high-quality mixed-signal solutions.

Job Responsibility:

  • Review product requirements, IP architecture specifications, programming models, microarchitecture, interfaces, and implementation plans for automotive and industrial PMIC applications.

  • Define and implement digital architectures for mixed-signal PMICs, ensuring alignment with system, performance, quality, reliability, safety, power, and area requirements.

  • Lead digital design activities from architecture definition through RTL development, integration, synthesis, timing closure, low-power implementation, silicon bring-up, and production release.

  • Design and develop digital control, monitoring, telemetry, diagnostics, configuration, protection, power sequencing, and fault management functions for PMIC and power conversion products.

  • Develop and review RTL, microarchitecture, and design specifications using Verilog/SystemVerilog and industry-standard design and quality checking tools.

  • Drive verification strategy and execution, including test planning, simulation, formal verification, coverage analysis, regression management, and achievement of NXP quality and maturity standards.

  • Deliver complete IP solutions, including RTL, verification collateral, supporting documentation, and requirements traceability from specification through implementation.

  • Track development metrics including milestones, code and functional coverage, defect resolution, and compliance with design requirements.

  • Support silicon debug, characterization, qualification, reliability validation, and production ramp activities.

  • Mentor junior engineers and drive continuous improvement in design methodologies, automation flows, and engineering best practices.

Job Qualification:

  • M.S. in Electrical Engineering, Computer Engineering, or a related field required.

  • Minimum 12 years of experience in digital IC design and development, including technical leadership and architecture responsibilities.

  • Strong understanding of digital design fundamentals, finite state machines, clock-domain crossing, reset architecture, and low-power design techniques.

  • Expertise in RTL design using Verilog/SystemVerilog for complex digital and mixed-signal ICs.

  • Experience with synthesis, static timing analysis, equivalence checking, DFT, and physical implementation flows.

  • Strong knowledge of modern verification methodologies, including UVM, assertions, formal verification, and coverage-driven verification.

  • Experience developing digital controllers for PMICs, power management systems, automotive electronics, or industrial applications is highly desirable.

  • Proficiency with industry-standard EDA tools from Cadence, Synopsys, and Siemens EDA.

  • Strong analytical and problem-solving skills with the ability to develop innovative solutions for complex technical challenges.

  • Excellent written and verbal communication skills with proven ability to lead cross-functional teams in a fast-paced product development environment.

More information about NXP in the United States...

NXP is an Equal Opportunity/Affirmative Action Employer regardless of age, color, national origin, race, religion, creed, gender, sex, sexual orientation, gender identity and/or expression, marital status, status as a disabled veteran and/or veteran of the Vietnam Era or any other characteristic protected by federal, state or local law. In addition, NXP will provide reasonable accommodations for otherwise qualified disabled individuals.

#LI-6692

NXP Semiconductors San Jose, California, USA Office

411 E Plumeria Dr, San Jose, CA, United States, 95134

Similar Jobs

16 Days Ago
Remote or Hybrid
Senior level
Senior level
Big Data • Food • Hardware • Machine Learning • Retail • Automation • Manufacturing
Own the vision, roadmap, architecture, and lifecycle of an AI-powered insights platform using autonomous agents to analyze CPG business data and generate recommendations. Translate commercial needs into agent capabilities, manage backlogs and delivery, define evaluation metrics, drive adoption, and ensure responsible AI, security, privacy, vendor, and budget management.
Top Skills: Agent-To-Agent WorkflowsAgentic AiAi/MlAutogenAWSAzureCrewaiData PipelinesDatabricksGCPGenieLanggraphLlmsModel OrchestrationMulti-Agent OrchestrationUnity Catalog
17 Days Ago
Remote or Hybrid
Entry level
Entry level
Big Data • Food • Hardware • Machine Learning • Retail • Automation • Manufacturing
Lead the o9 data enablement program across AMEA and MEU, including roadmap delivery, data migration, governance, quality, integrations, reporting, vendor management, and cutover execution. Coordinate business, technical, and external stakeholders; resolve dependencies and blockers; manage testing, reconciliation, go-live command centers, hypercare, and downstream data validation. Translate technical issues into executive recommendations while building reliable analytics practices and teams.
Top Skills: APIsAtaccamaAWSDatabricksETLGCPGenie BiJupyterMySQLO9OraclePower BIPythonQuickRRstudioSnowflakeSQLTableau
20 Days Ago
Remote or Hybrid
200K-250K Annually
Senior level
200K-250K Annually
Senior level
Artificial Intelligence • HR Tech • Software • Business Intelligence
Own the full enterprise sales cycle, including self-generated pipeline development, multi-channel prospecting, discovery, qualification, product demonstrations, forecasting, and deal closure. Build trusted relationships with compensation and total rewards leaders, quantify business pain, and collaborate with Marketing, Partnerships, and Insights. The role requires selling technology to large mid-market and enterprise accounts in a lean startup environment.
Top Skills: AIClayHubspotNotionSybill

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account