The Principal Engineer leads ASIC physical design, focusing on full-chip and block-level implementation, timing closure, low-power design, and ensures successful tape-out across advanced technology nodes.
Our vision is to transform how the world uses information to enrich life for all .
Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever.
Job Summary
This position supports Micron's DRAM Tester Solutions group, focusing on physical design implementation for processors, controller architectures, and ASICs. The role is responsible for full-chip and block-level physical design closure, low-power implementation, timing, power, and signal integrity signoff, and successful tape-out across advanced technology nodes.
Responsibilities:
Minimum Qualifications:
Preferred Qualifications:
As a world leader in the semiconductor industry, Micron is dedicated to your personal wellbeing and professional growth. Micron benefits are designed to help you stay well, provide peace of mind and help you prepare for the future. We offer a choice of medical, dental and vision plans in all locations enabling team members to select the plans that best meet their family healthcare needs and budget. Micron also provides benefit programs that help protect your income if you are unable to work due to illness or injury, and paid family leave. Additionally, Micron benefits include a robust paid time-off program and paid holidays. For additional information regarding the Benefit programs available, please see the Benefits Guide posted on micron.com/careers/benefits .
Micron is proud to be an equal opportunity workplace and is an affirmative action employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, age, national origin, citizenship status, disability, protected veteran status, gender identity or any other factor protected by applicable federal, state, or local laws.
To learn about your right to work click here.
To learn more about Micron, please visit micron.com/careers
For US Sites Only: To request assistance with the application process and/or for reasonable accommodations, please contact Micron's People Organization at [email protected] or 1-800-336-8918 (select option #3)
Micron Prohibits the use of child labor and complies with all applicable laws, rules, regulations, and other international and industry labor standards.
Micron does not charge candidates any recruitment fees or unlawfully collect any other payment from candidates as consideration for their employment with Micron.
AI alert: Candidates are encouraged to use AI tools to enhance their resume and/or application materials. However, all information provided must be accurate and reflect the candidate's true skills and experiences. Misuse of AI to fabricate or misrepresent qualifications will result in immediate disqualification.
Fraud alert: Micron advises job seekers to be cautious of unsolicited job offers and to verify the authenticity of any communication claiming to be from Micron by checking the official Micron careers website in the About Micron Technology, Inc.
Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever.
Job Summary
This position supports Micron's DRAM Tester Solutions group, focusing on physical design implementation for processors, controller architectures, and ASICs. The role is responsible for full-chip and block-level physical design closure, low-power implementation, timing, power, and signal integrity signoff, and successful tape-out across advanced technology nodes.
Responsibilities:
- Lead block-level and full-chip physical design including floorplanning, placement, CTS, routing, and tape-out.
- Drive timing closure across multiple modes and corners using industry-standard STA tools.
- Perform power integrity, IR/EM, and power grid closure to meet signoff requirements.
- Develop and optimize APR flows, scripts, and methodologies for PPA improvements.
- Own subsystem or full-chip closure work while coordinating with cross-functional teams.
Minimum Qualifications:
- Bachelor's degree or Master's degree or equivalent experience in Electrical Engineering, Electronics, or Computer Architecture.
- Minimum of 15 years of hands-on ASIC physical design implementation experience.
- Proven experience with multiple production tape-outs in advanced process nodes.
- Strong expertise in low-power design techniques including UPF/CPF and multi-voltage systems.
- Proficiency in scripting languages such as Tcl, Perl, or Python for flow automation.
Preferred Qualifications:
- Experience with Synopsys and Cadence physical design and timing tools.
- Hands-on physical verification closure using Calibre and power integrity analysis tools.
- Experience with IR/EM signoff and resolution at block and full-chip level.
- Background in memory tester designs, high-speed interfaces, or microprocessor architectures.
- Experience developing and enabling APR flows for new technology nodes.
As a world leader in the semiconductor industry, Micron is dedicated to your personal wellbeing and professional growth. Micron benefits are designed to help you stay well, provide peace of mind and help you prepare for the future. We offer a choice of medical, dental and vision plans in all locations enabling team members to select the plans that best meet their family healthcare needs and budget. Micron also provides benefit programs that help protect your income if you are unable to work due to illness or injury, and paid family leave. Additionally, Micron benefits include a robust paid time-off program and paid holidays. For additional information regarding the Benefit programs available, please see the Benefits Guide posted on micron.com/careers/benefits .
Micron is proud to be an equal opportunity workplace and is an affirmative action employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, age, national origin, citizenship status, disability, protected veteran status, gender identity or any other factor protected by applicable federal, state, or local laws.
To learn about your right to work click here.
To learn more about Micron, please visit micron.com/careers
For US Sites Only: To request assistance with the application process and/or for reasonable accommodations, please contact Micron's People Organization at [email protected] or 1-800-336-8918 (select option #3)
Micron Prohibits the use of child labor and complies with all applicable laws, rules, regulations, and other international and industry labor standards.
Micron does not charge candidates any recruitment fees or unlawfully collect any other payment from candidates as consideration for their employment with Micron.
AI alert: Candidates are encouraged to use AI tools to enhance their resume and/or application materials. However, all information provided must be accurate and reflect the candidate's true skills and experiences. Misuse of AI to fabricate or misrepresent qualifications will result in immediate disqualification.
Fraud alert: Micron advises job seekers to be cautious of unsolicited job offers and to verify the authenticity of any communication claiming to be from Micron by checking the official Micron careers website in the About Micron Technology, Inc.
Micron Technology Milpitas, California, USA Office
540 Alder Dr, Milpitas, CA, United States, 95035
Similar Jobs at Micron Technology
.jpeg)
Artificial Intelligence • Hardware • Information Technology • Machine Learning
Supports silicon bring-up, testing, and validation of new ASIC devices. Uses laboratory equipment, automation tools, and validation environments to characterize functionality and performance. Develops scripts and AI-assisted workflows, analyzes results, debugs issues, evaluates AI-generated insights, documents findings, and presents recommendations. Collaborates with validation, design verification, and firmware engineering teams while contributing to validation infrastructure and next-generation semiconductor product development.
Top Skills:
AsicC/C++ClaudeCopilotElectronic Laboratory EquipmentGenerative AiGitLarge Language Models (Llms)PythonSystemverilog
Artificial Intelligence • Hardware • Information Technology • Machine Learning
Design and maintain UVM-based SystemVerilog verification environments, build Python testbenches, execute block/system verification plans, debug complex integration issues, drive coverage closure, and adopt AI-assisted techniques to improve verification productivity and quality while collaborating closely with design teams.
Top Skills:
Ai/MlAsicConstrained-Random VerificationDdrFpgaFunctional CoverageGddrLpddrPythonSimulation EnvironmentsSystemverilogUvm
Artificial Intelligence • Hardware • Information Technology • Machine Learning
Develop and productionize GenAI, LLM, machine learning, and analytics solutions for ASIC semiconductor engineering. Build agentic systems, RAG workflows, predictive models, and failure-analysis tools; deploy and monitor AI solutions in cloud and enterprise environments; collaborate with architecture, design, data science, and IT teams; and communicate technical findings while identifying opportunities to improve engineering productivity, quality, cost, and cycle time.
Top Skills:
AWSAzureClaude CodeCSSCursorDeep LearningGCPGemini CliGraph-RagHTMLJavaScriptLlmsMachine LearningMatplotlibPandasPlotlyPythonRagScikit-Learn
What you need to know about the San Francisco Tech Scene
San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.
Key Facts About San Francisco Tech
- Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
- Major Tech Employers: Google, Apple, Salesforce, Meta
- Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
- Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
- Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
- Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine
