Northrop Grumman
Principal Engineer Digital FPGA/Sr. Principal Engineer Digital FPGA (Level 3/4)
Northrop Grumman’s Space Sector is seeking a Principal Engineer Digital FPGA/Sr. Principal Engineer Digital FPGA to join our team in Manhattan Beach, CA.
The Ground Systems Development Department is seeking a Principal Engineer Digital FPGA/Sr. Principal Engineer Digital FPGA to join our team in the development and integration of complex electronic test systems and electronic hardware units in support of space flight programs. This individual would act as a responsible design engineer (RDE) supporting digital development on our program.
The RDE responsibilities include FPGA and PCB: architecture design, detailed design, performing customer briefings/reviews, and hardware test. Primary deliverables are flight electronics test systems and satellite system operational ground-based hardware.
The candidate will perform designs in a team environment with other engineering functions, including Ground Hardware Engineering, Flight Hardware Engineering, Systems Engineering, Product Engineering, Software Engineering, Production, Procurement, and Program Management to meet schedule and technical requirements.
The ideal candidate has a broad range of experience with:
Design, integration, and test of Digital circuits
FPGA development
PCBs/CCA design
Electronic drawer/unit design
Small to large electronic subsystems
Some responsibilities include performing the following:
Detailed Digital analysis at the component level
FPGA design, functional simulation, and test vector creation
PCB/CCA design, development, test, and integration
Electronic Unit design, development, test, and integration
Electronic Test System (Test Set) design, development, test, and post-delivery support
Worst case performance analysis for critical Digital signals
Developing and presenting design reviews for internal and external customers
As a full-time employee of Northrop Grumman Space Systems, you are eligible for our robust benefits package including:
Medical, Dental & Vision coverage
401k
Educational Assistance
Life Insurance
Employee Assistance Programs & Work/Life Solutions
Paid Time Off
Health & Wellness Resources
Employee Discounts
This position’s standard work schedule is a 9/80. The 9/80 schedule allows employees who work a nine-hour day Monday through Thursday to take every other Friday off.
**This position can be filled at level 3 or 4.**
Basic Qualifications (Level 3):
Bachelor's Degree in a STEM discipline plus 5 years of engineering experience OR Master’s Degree in a STEM discipline plus 3 years of engineering experience OR 1 year of engineering experience with a STEM PhD.
Requires an active Top-Secret clearance at time of application
Basic Qualifications (Level 4):
Bachelor's Degree in a STEM discipline plus 8 years of engineering experience OR Master’s Degree in a STEM discipline plus 6 years of engineering experience OR 4 years of engineering experience with a STEM PhD.
Design and test experience in electronics or digital technology
Previous FPGA design experience
Requires an active Top-Secret clearance at time of application
Preferred Qualifications:
Design and test experience in Analog/RF and Digital technology
Master’s degree in Electrical or Computer Engineering from an accredited institution
Excellent written and verbal communication skills
Active Top Secret clearance & SCI clearance access
Similar Jobs
What you need to know about the San Francisco Tech Scene
Key Facts About San Francisco Tech
- Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
- Major Tech Employers: Google, Apple, Salesforce, Meta
- Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
- Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
- Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
- Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

