Microsoft Logo

Microsoft

Principal Hardware Engineer

Posted 2 Days Ago
Be an Early Applicant
In-Office
Mountain View, CA, USA
143K-304K Annually
Senior level
In-Office
Mountain View, CA, USA
143K-304K Annually
Senior level
Leads development of automated and agentic debugging solutions for large-scale datacenter fleet health systems. Collaborates across hardware, firmware, and software teams to perform root-cause analysis, reduce defects, improve reliability, and create reusable fixes, runbooks, tests, and automated checks. Establishes operational limits, evidence standards, quality controls, and rollback mechanisms for AI-driven systems while using telemetry and reliability engineering methods to improve mission-critical infrastructure.
The summary above was generated by AI
Overview

Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the team behind Microsoft’s expanding Cloud Infrastructure and responsible for powering Microsoft’s “Intelligent Cloud” mission. SCHIE delivers the core infrastructure and foundational technologies for Microsoft's over 200 online businesses including Bing, MSN, Office 365, Xbox Live, Teams, OneDrive, and the Microsoft Azure platform globally with our server and data center infrastructure, security and compliance, operations, globalization, and manageability solutions. Our focus is on smart growth, high efficiency, and delivering a trusted experience to customers and partners worldwide and we are looking for experienced engineers to achieve that mission.

As Microsoft's cloud business continues to grow the ability to deploy new offerings and hardware infrastructure on time, in high volume with high quality and lowest cost is of paramount importance. To achieve this goal, the Hardware, Infrastructure Management, and Fundamentals Engineering (HIFE) team is instrumental in defining and delivering operational measures of success for hardware manufacturing, improving the planning process, quality, delivery, scale and sustainability related to Microsoft cloud hardware. We are looking for engineers with a dedicated passion for customer focused solutions, insight and industry knowledge to envision and implement future technical solutions that will manage and optimize the Cloud infrastructure. 

We are looking for a Principal Hardware Engineer to join the team.

 

#azurehwjobs  #HIFE


Responsibilities
  • Lead development and implementation of end-to-end agentic/automated debug solutions for @scale datacenter fleet health systems.
  • Lead collaboration projects with hardware, firmware and software teams that drive root cause analysis for one flow end to end; sets the rules agents work within; clears handoffs and share of work closed by agents
  • Accountable for successful execution of targeted agentic defect reduction workflows for novel faults that cross SW, blade components, rack and fleet; turns every fix into a reusable lesson.
  • Lead resolution of complex problems based on technical and business understanding. Sets the goals, specs and evidence bars agents build from to minimize errors caught late.
  • Develop world class at scale debug methodologies to solve problems relating to mission critical services and build automation to drive debug efficiency.
  • Accountable for fleet health agent quality and reliability. Runs persona swarms safely; sets runtime limits for agentic support on incident response and recovery time for agent faults.

Qualifications

Required Qualifications: 

Master's Degree in Electrical Engineering, Computer Engineering, Mechanical Engineering, or related field AND 7+ years technical engineering experience OR Bachelor's Degree in Electrical Engineering, Computer Engineering, Mechanical Engineering, or related field AND 8+ years technical engineering experience OR equivalent experience.

Other: Ability to meet Microsoft, customer and/or government security screening requirements are required for this role. These requirements include but are not limited to the following specialized security screenings: Microsoft Cloud Background Check: This position will be required to pass the Microsoft Cloud Background Check upon hire/transfer and every two years thereafter.

Preferred Qualifications: 

  • 10+ years of technical leadership and a record of owning a measured reliability, quality, capacity or recovery outcome at production scale, using reliability engineering methods (failure-mode analysis, failure-rate statistics, screening and qualification) and working across hardware, firmware and software teams.
  • Deep expertise in at least one layer of server or datacenter infrastructure (CPU or SoC architecture, memory subsystem, storage, networking, virtualization, firmware, cloud-native operating systems, or fleet telemetry and data systems), with working fluency in how failures propagate.
  • Proven ability to lead deep dives into hard failures that have no known playbook, in at-scale environments: testing competing hypotheses, preserving evidence before repair, finding root cause across layers, and converting the result into a permanent fix, runbook, test or automated check
  • A record of setting intent and limits for automated or AI-driven systems: defining success criteria and the evidence bar, evaluating results against outcomes, and deciding what may act without prior human approval, with rollback, an audit trail and a named accountable owner.
  • Experience with AI agents in production operations: setting intent and success criteria, evaluating output against outcomes, curating the memory they rely on, governing what each may do, and solving the problems they have not seen.
  • Analytical rigor with large-scale telemetry and data tools: defining each metric once (population, start and end events, denominator), separating measured results from targets, proxies and estimates, and counting distinct machines, not retries.
  • Experience leading without line authority across organizational boundaries: aligning partners on workflow ownership, interfaces and decision rights, and adopting ideas from other teams on evidence.
  • Decision-ready communication for engineers and executives in writing, visuals and live forums, including technical reports that state the conclusion, the evidence, the confidence and what would change the answer.
  • Planning discipline in a fast-changing environment: works in small, reversible steps, adapts as evidence changes, manages time and priorities, and sets a pace of change the team can absorb.

Hardware Engineering IC5 - The typical base pay range for this role across the U.S. is USD $142,800 - $274,800 per year. There is a different range applicable to specific work locations, within the San Francisco Bay area and New York City metropolitan area, and the base pay range for this role in those locations is USD $188,000 - $304,200 per year.

Certain roles may be eligible for benefits and other compensation. Find additional benefits and pay information here:
https://careers.microsoft.com/us/en/us-corporate-pay


This position will be open for a minimum of 5 days, with applications accepted on an ongoing basis until the position is filled.



Microsoft is an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to age, ancestry, citizenship, color, family or medical care leave, gender identity or expression, genetic information, immigration status, marital status, medical condition, national origin, physical or mental disability, political affiliation, protected veteran or military status, race, ethnicity, religion, sex (including pregnancy), sexual orientation, or any other characteristic protected by applicable local laws, regulations and ordinances. If you need assistance with religious accommodations and/or a reasonable accommodation due to a disability during the application process, read more about requesting accommodations.

Microsoft Mountain View, California, USA Office

1065 La Avenida, Mountain View, CA 94043, Mountain View, United States, 94043

Microsoft Palo Alto, California, USA Office

Palo Alto, United States

Microsoft San Francisco, California, USA Office

835 Market Street, Suite 700, San Francisco, CA 94103, San Francisco, United States, 94103

Microsoft San Jose, California, USA Office

San Jose, United States

Microsoft Sunnyvale, California, USA Office

Sunnyvale, United States

Similar Jobs

24 Days Ago
Hybrid
133K-226K Annually
Senior level
133K-226K Annually
Senior level
Aerospace • Hardware • Information Technology • Security • Software • Cybersecurity • Defense
Leads architecture, design, testing, verification, integration, and production transition for high-reliability digital circuit cards and modules. Responsibilities include FPGA and microprocessor circuit design, schematic and layout capture, signal integrity analysis, environmental testing, troubleshooting, documentation, defect resolution, customer and supplier coordination, and mentoring junior engineers.
Top Skills: Ddr3Ddr4EthernetFiber OpticsFpgaHyperlynxMatlabMentor/Siemens XpeditionMicroprocessorsMil-Std-1553PciePwb Layout And RoutingSerdesSignal Integrity Analysis
3 Days Ago
In-Office
Mountain View, CA, USA
143K-304K Annually
Senior level
143K-304K Annually
Senior level
Software • Quantum Computing • Metaverse • Infrastructure as a Service (IaaS)
Leads qualification and validation for HDD, SSD, NVMe, and PCIe solutions used in Azure infrastructure. Develops automated test suites and strategies covering performance, reliability, security, interoperability, error recovery, and fleet scenarios. Analyzes failures and field incidents, partners with suppliers on root-cause resolution, validates hardware, firmware, drivers, and system interactions, and leads cross-functional technical initiatives while mentoring engineers.
Top Skills: CC++Device DriversFirmwareHddLinuxNvmeOcp StandardsPciePcie SwitchesSASSataServer PlatformsSsdStorage SubsystemsWindows
18 Days Ago
In-Office
Expert/Leader
Expert/Leader
Artificial Intelligence • Automotive • Semiconductor
Integrate and manage third-party memory interface IP across SoC development, from requirements and supplier oversight through integration, compliance, testing, and silicon validation. Advise design centers, lead provider reviews, manage statements of work and issue resolution, support bids, and assist with supplier 8D actions. The role requires expertise in DDR-family interfaces, ASIC design flows, DFT, timing, packaging, customer management, and limited post-silicon travel.
Top Skills: AsicDdrDesign-For-Test (Dft)Drc/LvsEmbedded Core TestingEmmcFormal VerificationGddrHbmLogic SynthesisLpddrMulti-Chip Integrated PackagingPhysical DesignScan TestingSocTiming Analysis

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account