Omni Design Technologies
Principal / Lead Wireless Communications System Architect
Be an Early Applicant
The Principal Wireless Communications System Architect will define architectural direction for wireless systems, lead system modeling, engage with customers, and mentor engineers in advanced communication platforms and SDR systems.
Title: Principal / Lead Wireless Communications System Architect
Location: US, Europe
Job Type: Full-Time / Consultant
Industry: Wireless Communications, Software-Defined Radio (SDR), Semiconductor IP and Advanced SoC
About the Company:
Omni Design Technologies is a leading provider of high-performance, ultra-low power IP solutions across advanced CMOS nodes, enabling differentiated SoC architectures for 5G, optical networks, LiDAR, radar, automotive networking, AI acceleration, imaging, and related high-growth markets. We partner with market leaders globally and are scaling rapidly. We are seeking senior technical leadership talent to define and guide the next generation of adaptive, multi-antenna wireless platforms.
Job Description:
We are seeking a Principal / Lead Wireless Communications System Architect to own the definition and architectural direction of complex wireless and multi-antenna system platforms. This individual will serve as the primary technical interface with customer system teams, lead system modeling and performance analysis, drive architectural decisions across mixed-signal and digital subsystems, and define system-level specifications that translate into silicon implementations.
This is a senior leadership role with substantial influence across product definition, roadmap direction, and customer engagement. The ideal candidate has a deep understanding of communications theory, system decomposition across analog/digital boundaries, quantization/error propagation, MIMO signal processing architectures, and end-to-end error budgeting strategies in SDR-based environments.
Key Responsibilities:
Technical Leadership and Direction: Define system architecture for next-generation multi-antenna and SDR-based communication platforms, influencing product strategy and long-term roadmap planning.
Customer Technical Ownership: Lead technical engagement with strategic customers, representing system trade-offs, negotiating performance specifications, and aligning joint integration plans.
End-to-End System Modeling: Architect and maintain MATLAB and analytical models capturing the full signal chain, including channel modeling, quantization noise allocation, SNR budgeting, interplay of RF non-linearities, and DSP algorithm design constraints.
Block-Level Specification Ownership: Generate precise block-level specifications for digital baseband, calibration engines, channel processing, mixed-signal converters, and RF interfacing elements; ensure internal teams understand the architectural rationale behind these specifications.
Cross-Domain Integration: Drive alignment between digital architecture, signal processing algorithms, mixed-signal circuit selections, ADC/DAC dynamic range decisions, LO/subsystem noise considerations, and thermal/power constraints.
System Verification Alignment: Collaborate with validation and silicon bring-up teams to ensure post-silicon results trace back to modeled assumptions; define measurement-level KPIs and debug methodologies when deviations arise.
Mentorship & Team Development: Provide architectural guidance to system engineers, signal processing developers, and hardware design teams; develop reusable models, internal best practices, and system-level methodologies.
Thought Leadership: Participate in internal architecture reviews, contribute to core IP innovation strategy, and represent the company in technical engagements, standards-relevant discussions, and key customer milestones.
Qualifications:
Graduate degree in Electrical Engineering, Communications Engineering, or related field; PhD strongly preferred.
12+years of experience in wireless communications system architecture for advanced SDR systems.
Demonstrated ownership of end-to-end communication signal chains, including cascaded error budgeting, quantization trade-offs, and performance modeling across RF, ADC/DAC, and DSP blocks.
Deep expertise in:
MIMO and multi-user spatial processing architectures,
Channel estimation,
SNR/phase-noise budgets and their mapping into mixed-signal design requirements
System-level modeling using MATLAB or Python,
Ability to articulate complex system decisions to both internal engineering teams and senior-level customers.
Proven leadership in defining specifications consumed by RTL design, mixed-signal design, verification, and system validation teams.
Strong customer communication skills and comfort presenting architectural trade-offs to VP- and CTO-level stakeholders.
What We Offer:
Highly competitive compensation, performance incentives, and substantial technical influence.
Direct ownership of architecture direction for multiple next-generation communication product lines.
Opportunity to shape strategic relationships with top-tier global customers.
A technical culture that values rigor, clarity, and architectural craftsmanship.
Omni Design Technologies Milpitas, California, USA Office
1525 McCarthy Blvd, Milpitas, CA, United States, 95035
Similar Jobs
.jpeg)
Artificial Intelligence • Hardware • Information Technology • Machine Learning
Implement advanced HBM SoC logic and base-die designs from netlist to GDSII. Responsibilities include floorplanning, placement, clock-tree synthesis, routing, timing closure, IP integration, physical signoff, power integrity, DFT coordination, tape-out execution, post-silicon analysis, and workflow automation. The engineer collaborates with RTL, verification, packaging, manufacturing, and other cross-functional teams while improving PPA and enabling AI-driven design workflows.
Top Skills:
Ai-Enabled WorkflowsCadence InnovusCadence TempusCpfDftDrcEdaErcGdsiiLvsMbistMmmcSdcSiemens CalibreStaSynopsys Icc2Synopsys PrimetimeUpf
Artificial Intelligence • Hardware • Information Technology • Machine Learning
Develop and lead firmware and embedded software for next-generation custom HBM products. Responsibilities include analyzing requirements, architecting and implementing driver, validation, manufacturing, test, and production firmware, using FPGA prototyping, supporting silicon bring-up and debug, and collaborating across hardware, RTL, verification, architecture, and customer teams. The role requires expertise in memory technologies, low-level firmware, high-speed interfaces, reliability features, AI datacenter systems, and AI-assisted development workflows.
Top Skills:
Ai/MlDramEmbedded SoftwareFirmwareFpgaGenaiHbmJedec StandardsMemory ControllersNandPhyRtlSoc
Blockchain • Fintech • Payments • Financial Services • Cryptocurrency • Web3
Build and evaluate fraud models for onboarding, login, account changes, and money movement. Develop labels, features, sampling strategies, thresholds, and production monitoring to detect account takeover, scams, money mules, and identity fraud. Transition third-party risk models to in-house solutions, measure model performance and drift, collaborate with fraud, risk, operations, and compliance teams, and evaluate AI agent workflows for transaction review and fraud-ring analysis.
Top Skills:
Ai AgentsBlockchain AnalyticsLightgbmPythonSQLXgboost
What you need to know about the San Francisco Tech Scene
San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.
Key Facts About San Francisco Tech
- Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
- Major Tech Employers: Google, Apple, Salesforce, Meta
- Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
- Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
- Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
- Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine
