Astera Labs Logo

Astera Labs

Principal Power and Board Design Engineer

Reposted Yesterday
Be an Early Applicant
In-Office
San Jose, CA, USA
209K-230K Annually
Senior level
In-Office
San Jose, CA, USA
209K-230K Annually
Senior level
Design and optimize power delivery systems for ASIC products, ensuring robust integrity and developing board-level designs while collaborating with vendors and teams.
The summary above was generated by AI

Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential of modern AI. Astera Labs’ Intelligent Connectivity Platform integrates CXL®, Ethernet, NVLink, PCIe®, and UALink™ semiconductor-based technologies with the company’s COSMOS software suite to unify diverse components into cohesive, flexible systems that deliver end-to-end scale-up, and scale-out connectivity. The company’s custom connectivity solutions business complements its standards-based portfolio, enabling customers to deploy tailored architectures to meet their unique infrastructure requirements. Discover more at www.asteralabs.com.

Principal Power and Board Design Engineer 

Overview:
We are seeking a highly skilled and experienced Power and Board Design Engineer to join our team. In this role, you will be responsible for designing and optimizing power delivery systems for our ASIC products, ensuring robust power integrity, and developing board-level designs. Your expertise will be crucial in selecting power components, collaborating with vendors, and utilizing industry-leading tools to deliver high-performance solutions.

Key Responsibilities:

  • Develop and optimize power conversion circuits, including DC-DC converters, voltage regulators, and power modules.

  • Design and optimize power delivery for ASICs, ensuring stable voltage and current distribution across the board. Address power integrity challenges such as voltage ripple, noise, and impedance mismatches.

  • Develop and implement board-level designs, to meet electrical and mechanical requirements with a deep understanding of PCB layout rules and constraints.

  • Implement thermal solutions to maintain optimal operating temperatures for components.

  • Evaluate and select appropriate power components, such as voltage regulators, capacitors, and inductors, ensuring they meet performance, thermal, and reliability specifications. Also will be asked to do the same evaluation on overall system level design components.

  • Work closely with component vendors to identify and source the best power solutions, ensuring compatibility with our ASIC designs and meeting quality standards.

  • Work closely with cross-functional teams, including firmware, mechanical, and validation engineers, to integrate designs into complete systems.

  • Generate and maintain comprehensive design documentation, including, Specifications, schematics and BOMs.

  • Conduct thorough debugging and analysis of power-related or system level issue utilizing lab equipment such as oscilloscopes and power analyzers to identify and resolve problems.

Qualifications:

  • Education: Bachelor’s or Master’s degree in electrical engineering or a related field.

  • Experience: 8-10 years of experience in power and board design engineering, with a focus on ASIC or high-speed digital designs.

  • Technical Skills:

    • Proficiency in Cadence OrCAD and Allegro for schematic capture and PCB layout.

    • Strong understanding of power integrity principles and techniques.

    • Experience with power component selection and vendor collaboration.

    • Hands-on experience with debugging power-related issues using lab equipment.

  • Soft Skills:

    • Excellent problem-solving and analytical skills.

    • Strong communication and teamwork abilities.

    • Ability to work in a fast-paced, collaborative environment.

Preferred Qualifications:

  • Experience with high-speed interfaces such as PCIe, DDR, and USB.

  • Familiarity with electromagnetic interference (EMI) and electromagnetic compatibility (EMC) considerations.

  • Familiarity with Design for Manufacturability (DFM) considerations.

  • Experience in thermal management and reliability analysis.

Why Join Us:

  • Work on cutting-edge ASIC designs in a collaborative and innovative environment.

  • Opportunity to influence power design strategies and contribute to product success.

  • Access to state-of-the-art tools and resources to enhance your skills and career growth.

If you are passionate about power and board design engineering and meet the qualifications outlined above, we encourage you to apply and become a key contributor to our team.

Base pay range for this role is $209,000 - $230,000. Your base salary will be determined based on your location, experience, and the pay of employees in similar positions.  

We know that creativity and innovation happen more often when teams include diverse ideas, backgrounds, and experiences, and we actively encourage everyone with relevant experience to apply, including people of color, LGBTQ+ and non-binary people, veterans, parents, and individuals with disabilities.

HQ

Astera Labs Santa Clara, California, USA Office

Santa Clara, CA, United States, 95054

Similar Jobs

Yesterday
Easy Apply
Hybrid
San Jose, CA, USA
Easy Apply
231K-330K Annually
Senior level
231K-330K Annually
Senior level
Cloud • Information Technology • Security • Software • Cybersecurity
Lead the Core Data Security team by developing strategic roadmaps, managing cross-functional collaboration, mentoring product managers, and ensuring product alignment with business goals.
Top Skills: Data SecurityDlpDspm
Yesterday
Hybrid
San Francisco, CA, USA
134K-211K Annually
Senior level
134K-211K Annually
Senior level
Cloud • Information Technology • Security • Software • Cybersecurity
Partner with senior leaders to lead enterprise planning, budgeting, forecasting, and capital allocation. Build and optimize financial models across P&L, balance sheet, and cash flow; deliver monthly reporting and executive presentations; support accounting, investor relations, M&A, and strategic initiatives; and champion scalable, automated finance processes and ad hoc analysis.
Top Skills: AnaplanCursorDevinGoogle SheetsExcelNetSuiteOpencodeRevproSalesforceWindsurf
Yesterday
Remote or Hybrid
United States
234K-292K Annually
Senior level
234K-292K Annually
Senior level
Cloud • Information Technology • Security • Software • Cybersecurity
Customer-facing senior solutions engineer in pre-sales who maps customer initiatives to Cloudflare solutions, delivers technical presentations, demos and POCs, builds technical champions, advises on networking and security architecture, creates thought leadership content, and collaborates with sales while managing multiple projects and traveling up to 50%.
Top Skills: AWSAzureCdnDdosGCPLog AnalyticsNetworkingSaaSSd-WanSecuritySIEMVpn

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account