Astera Labs Logo

Astera Labs

Principal Product Application Engineer - PCIe

Reposted 3 Days Ago
Be an Early Applicant
In-Office
San Jose, CA, USA
171K-220K Annually
Senior level
In-Office
San Jose, CA, USA
171K-220K Annually
Senior level
The Principal Product Applications Engineer will engage with customers, support PCIe product adoption, troubleshoot system issues, and create technical documentation while collaborating with cross-functional teams.
The summary above was generated by AI

Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential of modern AI. Astera Labs’ Intelligent Connectivity Platform integrates CXL®, Ethernet, NVLink, PCIe®, and UALink™ semiconductor-based technologies with the company’s COSMOS software suite to unify diverse components into cohesive, flexible systems that deliver end-to-end scale-up, and scale-out connectivity. The company’s custom connectivity solutions business complements its standards-based portfolio, enabling customers to deploy tailored architectures to meet their unique infrastructure requirements. Discover more at www.asteralabs.com.

Role Overview

Astera Labs is seeking a Principal Product Applications Engineer to join our Aries PCIe Retimer team and serve as a critical technical bridge between our customers and engineering organization. As AI infrastructure demands explode, our Aries Smart Retimers are enabling the high-speed, low-latency PCIe connectivity that powers the world's most advanced data centers—and you'll be at the center of that growth.

In this high-impact role, you'll work directly with hyperscalers, OEMs, and system builders to drive successful adoption of our Aries PCIe products. You'll combine deep technical expertise with customer-facing skills to solve complex system-level challenges, create compelling technical documentation, and influence product direction based on real-world customer needs. This is an opportunity to shape how next-generation AI and cloud infrastructure connects and scales.

You'll collaborate cross-functionally with design engineering, validation, sales, and marketing teams while building strong relationships with customers who are defining the future of computing. If you thrive at the intersection of cutting-edge silicon and customer success, this role offers exceptional visibility and impact.

Key Responsibilities

Customer Technical Engagement

  • Serve as the primary technical resource for customers during pre-sales evaluation and post-sales deployment of Aries PCIe retimers
  • Deliver technical presentations, product training, and demonstrations to customer engineering teams
  • Build trusted advisor relationships with key accounts and drive product adoption

System-Level Debug & Validation Support

  • Lead root cause analysis and debugging of complex PCIe signal integrity and protocol issues in customer systems
  • Support customer lab bring-up, characterization, and validation activities
  • Develop and execute test plans to reproduce and resolve customer-reported issues

Technical Documentation & Enablement

  • Create application notes, reference designs, and best practices guides for PCIe system implementation
  • Develop collateral that accelerates customer time-to-deployment
  • Contribute to product documentation including datasheets and user guides

Cross-Functional Collaboration

  • Partner with product management and engineering to translate customer feedback into product requirements
  • Support sales teams with technical expertise during customer engagements
  • Represent the voice of the customer in internal roadmap and feature discussions

Basic Qualifications

  • Bachelor's degree in Electrical Engineering, Computer Engineering, or related field
  • 8+ years of experience in applications engineering, technical support, or system engineering roles
  • Strong understanding of PCIe architecture, protocol, and electrical specifications (Gen4/Gen5/Gen6)
  • Hands-on experience with lab equipment including oscilloscopes, protocol analyzers, and BERT tools
  • Experience debugging high-speed serial interfaces at both the physical and protocol layers
  • Excellent written and verbal communication skills with ability to explain complex technical concepts
  • Develop and modify firmware using C to implement features, optimize performance, and resolve technical issues
  • Travel to customer sites worldwide to provide on-site technical support, conduct system integration, and drive issue resolution

Preferred Qualifications

  • Experience with PCIe retimers, redrivers, or similar connectivity components
  • Familiarity with server, storage, or GPU system architectures
  • Background in signal integrity analysis and simulation tools
  • Scripting proficiency (Python, TCL) for test automation and data analysis
  • Prior experience working directly with hyperscale or enterprise data center customers
  • Track record of creating high-quality technical documentation and application notes

Salary range is $170,500 to $220,000 depending on experience, level, and business need. This role may be eligible for discretionary bonus, incentives and benefits.


We know that creativity and innovation happen more often when teams include diverse ideas, backgrounds, and experiences, and we actively encourage everyone with relevant experience to apply, including people of color, LGBTQ+ and non-binary people, veterans, parents, and individuals with disabilities.

HQ

Astera Labs San Jose, California, USA Office

San Jose, CA, United States

Similar Jobs

14 Days Ago
In-Office
San Jose, CA, USA
145K-205K Annually
Senior level
145K-205K Annually
Senior level
Information Technology • Semiconductor • Industrial
Lead validation and system-level testing for enterprise PCIe NVMe SSDs. Manage test progress, debug system issues with SOC/FW/HW teams, analyze bugs, use bus analyzers and trace tools, and provide customer-facing technical support to ensure product reliability and compliance.
Top Skills: Bus AnalyzerCC++NandNvmePciePythonTrace Evaluation Tools
3 Days Ago
In-Office
San Jose, CA, USA
110K-175K Annually
Senior level
110K-175K Annually
Senior level
Information Technology • Semiconductor • Industrial
Lead the design and execution of test plans for PCIe and NVMe enterprise SSDs, collaborating with teams to ensure product reliability and compliance with specifications.
Top Skills: CC++NvmeNvme-MiPciePythonSmbus
45 Minutes Ago
Remote or Hybrid
California, USA
115K-181K Annually
Senior level
115K-181K Annually
Senior level
Digital Media • Information Technology • News + Entertainment
Sell programmatic advertising across the West Coast by building executive-level agency and brand relationships, driving new revenue, responding to RFPs, and coordinating cross-functional teams to deliver customized media solutions. Meet revenue targets, maintain customer records, provide product feedback, and handle contract and reporting documentation. Requires deep programmatic expertise and strategic prospecting to expand the book-of-business.
Top Skills: Ad Serving TechnologiesDemand-Side Platforms (Dsps)FreewheelSupply-Side Platforms (Ssps)

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account