Microsoft Logo

Microsoft

Principal Product Engineer

Posted 6 Days Ago
Be an Early Applicant
In-Office
Mountain View, CA, USA
143K-304K Annually
Senior level
In-Office
Mountain View, CA, USA
143K-304K Annually
Senior level
Lead product and test engineering for IC/SoC development from definition through manufacturing and launch. Drive pre- and post-silicon power, performance, thermal, ATE test program implementation, fusing/data flow, characterization, debug, yield recovery, and cross-functional vendor coordination to meet delivery, quality, and scale goals.
The summary above was generated by AI
Overview

Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the team behind Microsoft’s expanding Cloud Infrastructure and responsible for powering Microsoft’s “Intelligent Cloud” mission. SCHIE delivers the core infrastructure and foundational technologies for Microsoft's over 200 online businesses including Bing, MSN, Office 365, Xbox Live, Teams, OneDrive, and the Microsoft Azure platform globally with our server and data center infrastructure, security and compliance, operations, globalization, and manageability solutions. Our focus is on smart growth, high efficiency, and delivering a trusted experience to customers and partners worldwide and we are looking for passionate engineers to help achieve that mission.

The Compute/AI Silicon & Manufacturing Engineering (CSME) organization within SCHIE is responsible for design, development, manufacturing and packaging of Microsoft's state-of-the-art computer chips, notably the Azure Cobalt & Maia. Our solutions provide sustainable strategic advantage to Microsoft and enable our customers to achieve more.

As Microsoft's cloud business continues to grow the ability to deploy new offerings and hardware infrastructure on time, in high volume with high quality and lowest cost is of paramount importance. To achieve this goal, the Silicon, Manufacturing, and Packaging Engineering (SMPE) team is instrumental in defining and delivering operational measures of success for hardware manufacturing, improving the planning process, quality, delivery, scale and sustainability related to Microsoft cloud hardware. We are looking for engineers with a dedicated passion for customer focused solutions, insight and industry knowledge to envision and implement future technical solutions that will manage and optimize the Cloud infrastructure.

We are looking for a Principal Product Engineer to join the team.



Responsibilities
  • Responsible for product/test engineering for new product development and manufacturing.
  • The position requires someone with experience in semiconductor IC development, IC manufacturing, fabrication, testing, and packaging.
  • Drive pre-Si readiness for power, performance, Thermal and Power delivery (LDOs, Integrated VRs) related tests and features for successful bring up during power on. Drive Power and Performance tuning during post-Si phase in partnership with platform teams.
  • Drive ATE test program implementation to optimize for SOC power/TDP. Work closely with platform/system engineers to drive necessary correlation work to enable such optimizations.
  • Drive product manufacturing fuse requirements and end to end data flow for fusing across various test sockets.
  • Successful candidates should have strong project leadership skills to manage external vendors, drive cross functional teams and drive sub-projects as part of larger development programs.
  • They should also have excellent knowledge of ATE test program development including test method development, test bring-up, characterization, debug, and yield analysis.
  • The candidate should also have knowledge of DFT, silicon fabrication process, product Q&R, and basic transistor theory.
  • The candidate would benefit from a background in various product market areas such as high-performance computing, AI, GPUs, CPUs.
  • Overall product engineering role taking product from definition to launch.

Qualifications

Required/minimum qualifications

  • Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 3+ years technical engineering experience OR Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 6+ years technical engineering experience OR Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 8+ years technical engineering experience OR equivalent experience.

Other Requirements

  • Ability to meet Microsoft, customer and/or government security screening requirements are required for this role. These requirements include but are not limited to the following specialized security screenings: Microsoft Cloud Background Check: This position will be required to pass the Microsoft Cloud Background Check upon hire/transfer and every two years there after.
  • This role will require access to information that is controlled for export under export control regulations, potentially under the U.S. International Traffic in Arms Regulations or Export Administration Regulations, the EU Dual Use Regulation, and/or other export control regulations.  As a condition of employment, the successful candidate will be required to provide either proof of their country of citizenship or proof of their US. residency or other protected status (e.g., under 8 U.S.C. 1324b(a)(3)) for assessment of eligibility to access the export-controlled information. To meet this legal requirement, and as a condition of employment, the successful candidate’s citizenship will be verified with a valid passport. Lawful permanent residents, refugees, and asylees may verify status using other documents, where applicable.

Preferred Qualifications:

  • 8+ years of experience in Product development and manufacturing in large scale and/or high performance (i.e., AI, machine leaning, neural nets, CPU’s) and/or high power SoCs/chips.
  • 8+ years of experience in Developing Integrated Circuits (pre-silicon, first silicon bring-up, new product introduction).
  • 5+ years of experience in product and test engineering, specializing in ATE test program development.
  • Experience in
    • Leading cross functional teams and understanding program/project management.
    • Managing supply chain, vendors / partners, and Integrated Circuit production.
    • Experience in system/customer requirements gathering and interfacing.
    • Si configuration (SKU) management and internal supplier/customer interfacing
    • End-to-end product development flow and driving sample delivery milestones across the life cycle (Quality & Quantity)
  • Knowledgeable in power / performance modelling for ATE binning optimization in both pre- and post-silicon phases of the program. In-depth understanding of ATE test program power/performance binning implementation including required characterization data collection.
  • Knowledgeable in yield recovery definition (redundancy and repair for logic, array, analog) and their implementation (test programs, test content, SKU). Drive implementation partnering with cross-functional teams.
  • Electrical Engineering and/or Device physics background.
  • System and Platform validation background is a plus. Experience working across various platforms (ATE/RVP/Customer boards) for product validation and characterization.
  • Experience with failure analysis, qualification, and yield analysis
  • Probability and statistical background including DOE’s.
  • Experience in product and test engineering and ATE test program methodologies. Advantest V93K experience is a plus.
  • Knowledgeable in DFT and DFM techniques.
  • Understanding of bring-up/debug, characterization/manufacturing test (on ATEs).
  • Device physics background.
  • Trusted Computer architecture fundamentals/background
  • Unit/integration testing skills
  • Background in debugging and optimizing software.


Silicon Engineering IC5 - The typical base pay range for this role across the U.S. is USD $142,800 - $274,800 per year. There is a different range applicable to specific work locations, within the San Francisco Bay area and New York City metropolitan area, and the base pay range for this role in those locations is USD $188,000 - $304,200 per year.

Certain roles may be eligible for benefits and other compensation. Find additional benefits and pay information here:
https://careers.microsoft.com/us/en/us-corporate-pay


This position will be open for a minimum of 5 days, with applications accepted on an ongoing basis until the position is filled.



Microsoft is an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to age, ancestry, citizenship, color, family or medical care leave, gender identity or expression, genetic information, immigration status, marital status, medical condition, national origin, physical or mental disability, political affiliation, protected veteran or military status, race, ethnicity, religion, sex (including pregnancy), sexual orientation, or any other characteristic protected by applicable local laws, regulations and ordinances. If you need assistance with religious accommodations and/or a reasonable accommodation due to a disability during the application process, read more about requesting accommodations.

Microsoft Mountain View, California, USA Office

1065 La Avenida, Mountain View, CA 94043, Mountain View, United States, 94043

Microsoft Palo Alto, California, USA Office

Palo Alto, United States

Microsoft San Francisco, California, USA Office

835 Market Street, Suite 700, San Francisco, CA 94103, San Francisco, United States, 94103

Microsoft San Jose, California, USA Office

San Jose, United States

Microsoft Sunnyvale, California, USA Office

Sunnyvale, United States

Similar Jobs

17 Days Ago
Hybrid
250K-338K Annually
Expert/Leader
250K-338K Annually
Expert/Leader
Artificial Intelligence • Internet of Things • Semiconductor
Lead system-level product engineering for SoC/CPU/GPU silicon from pre-silicon readiness through post-silicon bring-up. Own manufacturability and SLT manufacturing flow, drive yield improvement, characterization, system-level qualification, failure debug, VF margin validation, and cross-functional coordination with design, packaging, validation, test, software, and partners.
Top Skills: AteDdrJmpOptimal+PcieSilicon.DaUcie
17 Days Ago
Hybrid
309K-418K Annually
Senior level
309K-418K Annually
Senior level
Artificial Intelligence • Internet of Things • Semiconductor
Lead cross-functional product engineering for SoC/CPU/GPU manufacturability from pre-silicon readiness through post-silicon bring-up. Own manufacturing flow, ATE/SLT test and correlation, yield improvement, silicon/package reliability qualification, PVTF characterization, and failure analysis while coordinating with foundries, OSATs, design, validation, test, and quality. Support NPI/HVM readiness and audits, with international travel up to 20%.
Top Skills: 2.5D/3DicAsicAteBistCpuElectrical Failure AnalysisFoundryGpuOsatPvtPvtfScanSensorsSilicon CharacterizationSltSocSub-3Nm NodesVmin/FmaxYield Improvement
3 Days Ago
In-Office
Expert/Leader
Expert/Leader
Aerospace • Hardware • Software • Defense
Provide hands-on engineering support for PCBA and RF/microwave production: troubleshoot and root-cause failures, support LRIP and production transitions, debug digital and embedded systems, collaborate on DFM/DFT, drive process and yield improvements, and lead corrective action investigations to ensure reliability and manufacturability.
Top Skills: Baseband Communications HardwareDfmDftDigital LogicEmbedded SystemsHardware/Software IntegrationLripMicrowaveMixed-Signal InterfacesPcb-Level DebuggingPcbaRfTest Equipment

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account