Lead architecture and RTL implementation for 100G/400G/800G Ethernet ASIC subsystems. Define microarchitecture, implement IEEE 802.3 MAC/PCS/PMA features including FEC and lane alignment, integrate SerDes IP, and drive timing, clock-domain, power, lint, CDC/RDC, synthesis, formal verification, tape-out, and bring-up activities. Mentor designers and collaborate with physical design teams on advanced-node ASIC development.
Principal RTL Lead – High Speed Ethernet (ASIC)
Company Overview:
MosChip is a semiconductor and embedded system design company with a focus on Embedded, Turnkey ASICs, Mixed Signal IP, Semiconductor & Product Engineering and IoT solutions catering to Aerospace & Defense, Consumer Electronics, Automotive, Medical and Networking & Telecommunications.
We are seeking a seasoned Principal RTL Lead to spearhead the development of next-generation Ethernet subsystems. This isn't just about moving packets; it's about defining the architecture for 400G, 800G, and beyond. As the technical lead, you will own the logic that powers the world's fastest data centers, ensuring ultra-low latency and rock-solid reliability at massive scale.
Candidate will lead a high-caliber team of designers to implement high-speed Ethernet IP (MAC/PCS/PMA) into our custom ASIC silicon. Your role is a blend of deep technical execution and strategic mentorship—steering the team through the complexities of multi-lane alignment, Forward Error Correction (FEC), and high-speed clocking challenges.
Key Responsibilities
- Technical Leadership: Act as the primary architect for the Ethernet subsystem. You'll define micro-architecture for high-bandwidth data paths and complex control logic.
- Protocol Mastery: Own the implementation of IEEE 802.3 standards, including RS-FEC (254, 256) , multi-lane distribution (MLD), and auto-negotiation/link training (AN/LT).
- High-Speed Logic Design: Solve the "hard problems" ofnetworking: managing massive bus widths (eg, 1024-bit+), minimizing logic depth fortiming closure, and handling complex CDC across asynchronous boundaries.
- Front-End Integration: Lead the integration of third-party SerDes IP and ensure seamless interoperability between the electrical physical layer and the digital MAC.
- Design for Excellence: Drive best practices in coding (SystemVerilog), power optimization (UPF), and lint/CDC/RDC analysis to ensure first-pass silicon success.
- The Track Record: 10+ years of experience in RTL design with at least 3-4 successful tape-outs in advanced process nodes (7nm, 5nm, or 3nm).
- Ethernet Expertise: Deep, hands-on experience with 100G/400G/800G Ethernet protocols and the underlying sub-layers (MAC, PCS, FEC).
- ASIC Lifecycle: Expert knowledge of the full front-end ASIC flow—from architectural spec to synthesis, formal verification, and post-silicon bring-up.
- High-Speed Design: Proven ability to close timing on high-frequency designs () and manage complex clocking architectures.
- Scripting Power: Proficiency in Python or Perl for creating sophisticated design-generation and analysis tools.
- Desirable skills:
- Experience with IEEE 1588 (PTP) hardware stamping for precision timing.
- Familiarity with CXL or PCIe Gen 5/6 protocols.
- Direct experience working with physical design teams on timing and congestion mitigation.
Experience: 10+ Years
Location: Bay Area, California
Contract Duration: 6 Plus months
Shift: General
Work Week: Monday to Friday
Quick Links:
Who we are? : https://www.youtube.com/watch?v=4nvbzE-eUGk
How we train? : https://www.youtube.com/watch?v=Yy5GtKP7ozk
Contact: : www.moschip.com
MosChip Santa Clara, California, USA Office
4699 Old Ironsides Dr Ste 270, Santa Clara, United States, 95054
Similar Jobs
Artificial Intelligence • Cloud • HR Tech • Information Technology • Productivity • Software • Automation
Leads strategy and execution for customer, partner, and implementer UX enablement. Builds cross-functional relationships, develops and promotes enablement content, facilitates workshops, supports customer events, influences organizational change, and coordinates high-priority forward-deployed UX engagements. Serves as a liaison between customers and the product design team while aligning design, sales enablement, partner enablement, and customer success programs.
Top Skills:
ServicenowServicenow Ai Platform
Artificial Intelligence • Fintech • Payments • Business Intelligence • Financial Services • Generative AI
Owns the Americas Total Rewards program across compensation, benefits, and equity for the US, Canada, Brazil, and Mexico. Responsibilities include compensation benchmarking, salary structures, pay cycles, benefits design and renewals, broker negotiations, equity administration, IPO readiness, financial modeling, compliance, and cross-functional stakeholder partnership. The role will build regional processes and operating models while advising leaders, recruiters, employees, and global People teams.
Top Skills:
401(K)AonBamboohrCartaCompensiaErisaEsppIsosMercerRadfordRsusSec ReportingShareworksWorkday
Artificial Intelligence • Fintech • Payments • Business Intelligence • Financial Services • Generative AI
Own and build Airwallex’s Americas Total Rewards program across compensation, benefits, and equity for the US, Canada, Brazil, and Mexico. Lead benchmarking, salary structures, pay cycles, benefits renewals, broker negotiations, equity administration, IPO-readiness initiatives, and complex regional projects. Partner with People, Finance, Legal, Payroll, Talent Acquisition, and executives while establishing scalable processes and communicating rewards decisions clearly.
Top Skills:
401(K)AonBamboohrCartaCompensiaErisaEsppIsosMercerRadfordRsusShareworksWorkday
What you need to know about the San Francisco Tech Scene
San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.
Key Facts About San Francisco Tech
- Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
- Major Tech Employers: Google, Apple, Salesforce, Meta
- Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
- Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
- Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
- Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine
