Microsoft Logo

Microsoft

Principal Silicon Design Verification Engineer

Reposted 6 Days Ago
Be an Early Applicant
In-Office
2 Locations
143K-304K Annually
Senior level
In-Office
2 Locations
143K-304K Annually
Senior level
Lead functional verification and validation of complex DPU/SoC designs across pre-silicon and post-silicon stages. Develop UVM/C testbenches, C tests and firmware, define test plans, run regressions, debug failures, create stress/performance scenarios, participate in chip bring-up, and mentor engineers while collaborating with architecture, design, and partner teams.
The summary above was generated by AI
Overview

Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the team behind Microsoft’s expanding Cloud Infrastructure and responsible for powering Microsoft’s “Intelligent Cloud” mission. SCHIE delivers the core infrastructure and foundational technologies for Microsoft's over 200 online businesses including Bing, MSN, Office 365, Xbox Live, Teams, OneDrive, and the Microsoft Azure platform globally with our server and data center infrastructure, security and compliance, operations, globalization, and manageability solutions. Our focus is on smart growth, high efficiency, and delivering a trusted experience to customers and partners worldwide.


#azurehwjobs

#SCHIE


Responsibilities

As a Principal Engineer - ASIC verification in the Data Processing Unit team you will be validating silicon to solve complex problems in a datacenter. You will interact with the architecture team to develop a programmable silicon implementation. This position is expected to be highly visible and impactful. The vast breadth of domains required to build our DPU silicon gives the perfect opportunity to experience different areas of expertise. The depth required to solve complex engineering problems utilizes your experience and provides you with the perfect platform to shine and grow to the next stage in your career.

Responsibilities: 

  • As a Principal Engineer in the Data Processing Unit team, you will be validating silicon to solve complex problems in a datacenter.
  • Lead key components of functional validation of complex ASIC SOC using UVM/C test bench
  • Perform pre-silicon SoC verification, post-silicon validation by defining testing strategies
  • Work with cross functional teams, architecture, design, verification, partner teams for project execution and influence next generation designs
  • Develop test plan, C tests and infrastructure to complete functional validation of complex design and report bug/issues
  • Running tests, debugging failures, creating stress and performance scenarios to meet test plan goals
  • Actively participate in chip bring up and write test firmware to support various teams
  • Innovate to improve validation efficiency through methodologies and tools
  • Coach and mentor others in your areas of expertise
  • Demonstrate Microsoft core values: Customer Focus, Adaptability, Collaboration, Growth Mindset, Drive for Results, Influence for Impact, Judgement, and Diversity & Inclusion

Qualifications

Required Qualifications: 

  • Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 3+ years technical engineering experience OR Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 6+ years technical engineering experience OR Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 8+ years technical engineering experience OR equivalent experience.

Other Qualifications

Ability to meet Microsoft, customer and/or government security screening requirements are required for this role. These requirements include but are not limited to the following specialized security screenings: Microsoft Cloud Background Check: This position will be required to pass the Microsoft Cloud Background Check upon hire/transfer and every two years thereafter.

Preferred Qualifications

  • 10+ years of experience in pre-silicon validation with a proven track record of delivering high performance Network switches/accelerators, Central Processing Unit (CPU), Vector processors and Graphics Processing Unit (GPU’s) or relevant experience.
  • Experience in UVM/C verification methodology
  • Knowledge of Ethernet, TCP/IP, ROCEv2, MAC/PCS, Networking NIC/Switches.
  • Proven track record with the definition and development of complex SoCs. In depth understanding of processors and peripheral interconnect bus protocols and architectures 
  • proficiency in Verilog, System Verilog, and UVM based testbench environment.
  • Experience building UVM testbenches, managing regressions, meeting code coverage and functional coverage goals to successful tapeout.

#azurehwjobs

#SCHIE


Silicon Engineering IC5 - The typical base pay range for this role across the U.S. is USD $142,800 - $274,800 per year. There is a different range applicable to specific work locations, within the San Francisco Bay area and New York City metropolitan area, and the base pay range for this role in those locations is USD $188,000 - $304,200 per year.

Certain roles may be eligible for benefits and other compensation. Find additional benefits and pay information here:
https://careers.microsoft.com/us/en/us-corporate-pay


This position will be open for a minimum of 5 days, with applications accepted on an ongoing basis until the position is filled.



Microsoft is an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to age, ancestry, citizenship, color, family or medical care leave, gender identity or expression, genetic information, immigration status, marital status, medical condition, national origin, physical or mental disability, political affiliation, protected veteran or military status, race, ethnicity, religion, sex (including pregnancy), sexual orientation, or any other characteristic protected by applicable local laws, regulations and ordinances. If you need assistance with religious accommodations and/or a reasonable accommodation due to a disability during the application process, read more about requesting accommodations.

Microsoft Mountain View, California, USA Office

1065 La Avenida, Mountain View, CA 94043, Mountain View, United States, 94043

Microsoft Palo Alto, California, USA Office

Palo Alto, United States

Microsoft San Francisco, California, USA Office

835 Market Street, Suite 700, San Francisco, CA 94103, San Francisco, United States, 94103

Microsoft San Jose, California, USA Office

San Jose, United States

Microsoft Sunnyvale, California, USA Office

Sunnyvale, United States

Similar Jobs

3 Days Ago
In-Office
2 Locations
143K-304K Annually
Senior level
143K-304K Annually
Senior level
Software • Quantum Computing • Metaverse • Infrastructure as a Service (IaaS)
Lead functional validation of PCIe IP at block, cluster, or full-chip levels using UVM/C testbenches and VIP. Develop test plans and unit tests, create and manage regression suites, debug failures, and drive fixes. Improve validation efficiency via methodologies and tools and meet coverage goals toward successful tapeout.
Top Skills: CCluster VerificationNvmePcieRdmaSoc/Fullchip VerificationSystemverilogUvmVerification Ip (Vip)Verilog
3 Days Ago
In-Office
Mountain View, CA, USA
143K-304K Annually
Senior level
143K-304K Annually
Senior level
Software • Quantum Computing • Metaverse • Infrastructure as a Service (IaaS)
Lead pre-silicon verification for security IP and SoC subsystems: develop C/C++ test content, architect SystemVerilog/UVM environments, drive coverage signoff, mentor engineers, build C test infrastructure and automation (Python/etc.), and accelerate bring-up via FPGA/emulation and hardware debug tooling.
Top Skills: AhbAmba (AxiApb)AssemblyCC++EmulationFormal VerificationFpga (HapsGate-Level SimulationI2CI3CJtagJtag DebuggersLinker ScriptsLogic AnalyzerMakefileMultimeterOscilloscopePerlPythonRtlRubySpiSystemverilogToolchain SetupUsbUvmXilinx)
Expert/Leader
Aerospace • Other
The Principal Design Verification Engineer will verify ASICs/FPGA designs, lead test plans, and ensure designs meet specifications. Collaborating with cross-disciplinary teams, the role involves pre-silicon verification and post-silicon validation.
Top Skills: AsicFpgaOvmPythonUvmVmm

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account