Lead customer-facing technical engagements for optical connectivity, driving solution adoption, link bring-up, debug, and system validation. Partner with silicon, firmware, hardware, and optical module partners to develop test methodologies, documentation, and field enablement while mentoring engineers and representing the company at industry forums.
Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential of modern AI. Astera Labs’ Intelligent Connectivity Platform integrates CXL®, Ethernet, NVLink, PCIe®, and UALink™ semiconductor-based technologies with the company’s COSMOS software suite to unify diverse components into cohesive, flexible systems that deliver end-to-end scale-up, and scale-out connectivity. The company’s custom connectivity solutions business complements its standards-based portfolio, enabling customers to deploy tailored architectures to meet their unique infrastructure requirements. Discover more at www.asteralabs.com.
Job Description Draft — Optical Product Application Engineer, Principal
Location: San Jose, CA
Astera Labs is redefining the connectivity fabric of rack-scale AI infrastructure, and optical connectivity is one of the most pivotal technologies shaping the next generation of scale-up and scale-out systems. As a Principal Application Engineer for Optical Products, you will be the senior technical face to our largest hyperscale and AI platform customers — driving optical solution adoption, link bring-up, and system-level enablement across our switching and connectivity portfolio.
This is a hands-on, customer-facing leadership role at the intersection of silicon, optics, and system design. You'll partner closely with hyperscalers, optical module makers, and our internal silicon, firmware, and hardware teams to ensure flawless deployment of optics-based platforms supporting UALink, PCIe, and high-speed Ethernet — directly accelerating Astera's hyper-growth in AI connectivity.
Key Responsibilities
- Customer Technical Leadership
- Serve as the principal technical authority for optical solutions across hyperscale and AI platform customers, driving architecture reviews, design-ins, and deployment escalations.
- Deliver technical documentations, product training, and demonstrations to customer engineering teams
- Build trusted advisor relationships with key customers or partners and drive product adoption
- System & Link Debug and Validation Support
- Support customer lab bring-up, characterization, debug of links covering optical and electrical co-design, SerDes tuning, link training, and system validation.
- Lead root cause analysis and debugging of end-to-end signal/power integrity, interoperability, and protocol issues in customer systems.
- Develop reference test methodologies, lab automation, and debug playbooks adopted across customer base.
- Cross-Functional Engineering Partnership
- Partner with silicon, firmware, hardware, and product teams to root-cause complex issues and drive design improvements back into the product line.
- Collaborate with optical module and ecosystem partners on packaging interfaces, thermal/mechanical integration, and reliability.
- Influence next-gen optical architecture and feature definition based on field learnings and customer roadmaps.
- Technical Documentation & Field Excellence
- Create product documentation including datasheets, application notes, integration and user guides.
- Mentor application and field engineers, raising the bar on technical depth in optics, high-speed SerDes, and switching systems.
- Represent Astera Labs at industry forums, standards bodies, and customer technology summits as an optical subject-matter expert.
Basic Qualifications
- Bachelor's degree in Electrical Engineering, Photonics, Physics, or a related technical field.
- 8+ years of applications, systems, or design engineering experience in high-speed connectivity, optics, or networking silicon.
- Deep expertise in high-speed SerDes and physical layer fundamentals (channel modeling, equalization, jitter, BER, link training).
- Hands-on experience with at least one of: PCIe Gen 5/6/7, UALink, or 400G/800G/1.6T Ethernet.
- Proven track record working directly with hyperscale or Tier-1 customers on optical integration, system bring-up, debug, and production deployment.
- Experience debugging high-speed serial interfaces and signal integrity challenges
- Strong lab skills: high-speed scopes, BERTs, optical test equipment, and link analyzers.
Preferred Qualifications
- MS or PhD in Electrical Engineering, Photonics, or Optical Engineering.
- Direct experience with Driver/TIA/ODSP, silicon photonics, and optical modules (OSFP, QSFP-DD, LPO, CPO).
- Familiarity with switch silicon architectures and scale-up/scale-out AI fabrics.
- Experience driving cross-functional escalations spanning silicon, firmware, optics, and platform software.
- Excellent written and verbal communication skills with the ability to engage from engineer to executive audiences.
- Scripting proficiency for test automation and data analysis
We know that creativity and innovation happen more often when teams include diverse ideas, backgrounds, and experiences, and we actively encourage everyone with relevant experience to apply, including people of color, LGBTQ+ and non-binary people, veterans, parents, and individuals with disabilities.
Astera Labs San Jose, California, USA Office
San Jose, CA, United States
Similar Jobs
Information Technology • Semiconductor • Industrial
Lead design and execution of PCIe/NVMe enterprise SSD test plans, triage failures, coordinate with SOC/FW/HW teams, perform gap analysis, support customers, and improve product reliability through system-level testing and debugging.
Top Skills:
CC++Embedded FirmwareI2CLinux KernelNandNvmeNvme-MiPcieProtocol AnalyzersPythonSmbusTrace Evaluation Tools
Information Technology • Semiconductor • Industrial
Lead validation and system-level testing for enterprise PCIe NVMe SSDs. Manage test progress, debug system issues with SOC/FW/HW teams, analyze bugs, use bus analyzers and trace tools, and provide customer-facing technical support to ensure product reliability and compliance.
Top Skills:
Bus AnalyzerCC++NandNvmePciePythonTrace Evaluation Tools
Information Technology • Semiconductor • Industrial
Lead the design and execution of test plans for PCIe and NVMe enterprise SSDs, collaborating with teams to ensure product reliability and compliance with specifications.
Top Skills:
CC++NvmeNvme-MiPciePythonSmbus
What you need to know about the San Francisco Tech Scene
San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.
Key Facts About San Francisco Tech
- Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
- Major Tech Employers: Google, Apple, Salesforce, Meta
- Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
- Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
- Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
- Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine
